Electronic Components Datasheet Search
  English  ▼

X  

HD61203UFS Datasheet(PDF) 9 Page - Hitachi Semiconductor

Part # HD61203UFS
Description  Dot Matrix Liquid Crystal Graphic Display 64-Channel Common Driver
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HITACHI [Hitachi Semiconductor]
Direct Link  http://www.renesas.com/eng
Logo HITACHI - Hitachi Semiconductor

HD61203UFS Datasheet(HTML) 9 Page - Hitachi Semiconductor

Back Button HD61203UFS Datasheet HTML 5Page - Hitachi Semiconductor HD61203UFS Datasheet HTML 6Page - Hitachi Semiconductor HD61203UFS Datasheet HTML 7Page - Hitachi Semiconductor HD61203UFS Datasheet HTML 8Page - Hitachi Semiconductor HD61203UFS Datasheet HTML 9Page - Hitachi Semiconductor HD61203UFS Datasheet HTML 10Page - Hitachi Semiconductor HD61203UFS Datasheet HTML 11Page - Hitachi Semiconductor HD61203UFS Datasheet HTML 12Page - Hitachi Semiconductor HD61203UFS Datasheet HTML 13Page - Hitachi Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 29 page
background image
HD61203U
857
HD61203U Terminal Functions
Terminal
Name
Number of
Terminals
I/O
Connected to
Functions
V
CC
GND
V
EE
1
1
2
Power supply
V
CC–GND: Power supply for internal logic.
V
CC–VEE: Power supply for driver circuit logic.
V1L, V2L
V5L, V6L
V1R, V2R
V5R, V6R
8
Power supply
Liquid crystal display driver level power supply.
V1L (V1R), V2L (V2R): Selected level
V5L (V5R), V6L (V6R): Non-selected level
Voltages of the level power supplies connected
to V1L and V1R should be the same. (This
applies to the combination of V2L & V2R, V5L &
V5R and V6L & V6R respectively.)
M/S
1
I
V
CC or GND
Selects master/slave.
• M/S = V
CC: Master mode
When the HD61203U is used with the
HD61202U, timing generation circuit
operates to supply display timing signals
and operation clock to the HD61202U. Each
of I/O common terminals DL, DR, CL2, and
M is in the output state.
• M/S = GND: Slave mode
The timing operation circuit stops operating.
The HD61203U is used in this mode when
combined with the HD61830. Even if
combined with the HD61202U, this mode is
used when display timing signals (M, data,
CL2, etc.) are supplied by another
HD61203U in the master mode. Terminals
M and CL2 are in the input state.
When SHL is V
CC, DL is in the input state and
DR is in the output state.
When SHL is GND, DL is in the output state
and DR is in the input state.
FCS
1
I
V
CC or GND
Selects shift clock phase.
• FCS = V
CC
Shift register operates at the rising edge of
CL2. Select this condition when HD61203U
is used with HD61202U or when MA of the
HD61830 connects to CL2 in combination
with the HD61830.
• FCS = GND
Shift register operates at the fall of CL2.
Select this condition when CL1 of HD61830
connects to CL2 in combination with the
HD61830.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com