| Electronic Components Datasheet Search |
|
M59MR032DZC Datasheet(PDF) 21 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M59MR032DZC Datasheet(HTML) 21 Page - STMicroelectronics |
|
21 / 49 page ![]() 21/49 M59MR032C, M59MR032D Table 18. Status Register Bits (1) Note: 1. Status Register bits do not consider BINV. 2. DQ7 and DQ2 require a valid address when reading status information. Status DQ7 (2) DQ6 DQ5 DQ3 DQ2 (2) In Progress Program DQ7 Toggle 0 N/A 1 Block Erase Timeout 0 Toggle 0 0 N/A Block/Chip Erase 0 Toggle 0 1 N/A Erase Suspend Mode Erase Suspended Block 1 1 0 N/A Toggle Non Erase Suspended Block Automatic return to reading array data Programming during Erase Suspend DQ7 Toggle 0 N/A 1 Successfully/ Completed Word Program Automatic return to reading array data Block/Chip Erase Exceeded Time Limit Word Program DQ7 Toggle 1 N/A 1 Block/Chip Erase 0 Toggle 1 1 Toggle is failed, block is addressed Program in Suspend DQ7 Toggle 1 N/A 1 POWER CONSUMPTION Power-down The memory provides Reset/Power-down control input RP. The Power-down function can be acti- vated only if the relevant Configuration Register bit is set to ’1’. In this case, when the RP signal is pulled at VSS the supply current drops to typically ICC2 (see Table 28), the memory is deselected and the outputs are in high impedance.If RP is pulled to VSS during a Program or Erase operation, this operation is aborted in tPLQ7V and the memory content is no longer valid (see Reset/Power-down input description). Power-up The memory Command Interface is reset on Pow- er-up to Read Array. Either E or W must be tied to VIH during Power-up to allow maximum security and the possibility to write a command on the first rising edge of W. At Power-up the device is config- ured as: – page mode: (CR15 = 1) – power-down disabled: (CR10 = 0) – BINV disabled: (CR14 = 0) and all blocks are protected and unlocked. Supply Rails Normal precautions must be taken for supply volt- age decoupling; each device in a system should have the VDD rails decoupled with a 0.1µF capac- itor close to the VDD, VDDQ and VSS pins. The PCB trace widths should be sufficient to carry the re- quired VDD program and erase currents. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |