Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

PSD834F2V Datasheet(PDF) 74 Page - STMicroelectronics

Part # PSD834F2V
Description  Flash PSD, 3.3V Supply, for 8-bit MCUs 2 Mbit 256 Kbit Dual Flash Memories and 64 Kbit SRAM
PDF  89 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PSD834F2V Datasheet(HTML) 74 Page - STMicroelectronics

Back Button PSD834F2V Datasheet HTML 70Page - STMicroelectronics PSD834F2V Datasheet HTML 71Page - STMicroelectronics PSD834F2V Datasheet HTML 72Page - STMicroelectronics PSD834F2V Datasheet HTML 73Page - STMicroelectronics PSD834F2V Datasheet HTML 74Page - STMicroelectronics PSD834F2V Datasheet HTML 75Page - STMicroelectronics PSD834F2V Datasheet HTML 76Page - STMicroelectronics PSD834F2V Datasheet HTML 77Page - STMicroelectronics PSD834F2V Datasheet HTML 78Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 74 / 89 page
background image
PSD834F2V
74/89
Table 47. Read Timing
Note: 1. RD timing has the same timing as DS, LDS, UDS, and PSEN signals.
2. RD and PSEN have the same timing for 8031.
3. Any input used to select an internal PSD function.
4. In multiplexed mode latched address generated from ADIO delay to address output on any Port.
5. RD timing has the same timing as DS, LDS, and UDS signals.
Symbol
Parameter
Conditions
-10
-15
-20
Turbo
Off
Unit
Min
Max
Min
Max
Min
Max
tLVLX
ALE or AS Pulse Width
26
26
30
ns
tAVLX
Address Setup Time
(Note 3)
910
12
ns
tLXAX
Address Hold Time
(Note 3)
912
14
ns
tAVQV
Address Valid to Data Valid
(Note 3)
100
150
200
+ 20
ns
tSLQV
CS Valid to Data Valid
100
150
200
ns
tRLQV
RD to Data Valid 8-Bit Bus
(Note 5)
35
35
40
ns
RD or PSEN to Data Valid 8-Bit Bus,
8031, 80251
(Note 2)
45
50
55
ns
tRHQX
RD Data Hold Time
(Note 1)
000
ns
tRLRH
RD Pulse Width
38
40
45
ns
tRHQZ
RD to Data High-Z
(Note 1)
38
40
45
ns
tEHEL
E Pulse Width
40
45
52
ns
tTHEH
R/W Setup Time to Enable
15
18
20
ns
tELTL
R/W Hold Time After Enable
0
0
0
ns
tAVPV
Address Input Valid to
Address Output Delay
(Note 4)
33
35
40
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com