SSM1105V

2/4

SUMMARY DESCRIPTION

SSM1105V devices bring in-system programma-

ble (ISP) and in-application programmable (IAP)

flash memory to LCD monitor, projector and televi-

sion applications utilizing a scalar IC from either

Pixelworks or other similar image processors or

micro-controllers (MCU). Figure 3 shows a typical

SSM based system with Pixelworks processor.

The SSM1105V devices feature a dual -bank flash

architecture, Dual Display Data Channels (DDC),

grammable logic, and in-system programming via

The dual-bank Flash memory architecture sup-

ports full concurrent operation permitting IAP in

the field, which means that firmware can be re-

motely updated with little interruption of system

operation. During run-time, the secondary Flash

memory array is ideal for EEPROM emulation,

thus eliminating the need for a separate external

EEPROM.

An on-chip, decode PLD provides for flexible ad-

dress mapping for both memories. Dual 256 byte

SRAMs provide buffer storage for the DDC chan-

nels, thus removing the burden from the proces-

sor.

Figure 2. SSM Block Diagram

Note: Additional address lines can be brought in to the device via Port A, B, C or D.

AI04976

PD0

PD1

PD2

I/O PORT

PD3

PA0

PA1

PA2

PA3

PA4

PA5

PA6

PA7

I/O PORT

PB0

PB1

PB2

PB3

PB4

PB5

PB6

PB7

I/O PORT

GENERAL PLD

24 INPUT

MICROCELLS

16 OUTPUT MICROCELLS

AA

AA

AA

A

A

BB

B

BBB

B

B

PAGE REG

SECURITY

LOCK

MAIN FLASH

10 BLOCKS, 64 KB

640 KBytes total

PIN FEEDBACK

CSBOOT0-5

NODE FEEDBACK

DECODE

PLD

AND

ARRAY

SECONDARY FLASH

6 BLOCKS, 8 KB

48 KBytes total

FS0-9

AA

A

AAA

A

A

BB

B

BBB

B

B

C

C

C

C

C

C

C

C

TO PLD

IN BUS

RUNTIME CONTROL

REG FILES

DDC

I2C

PWM

GPIO

POWER MNGMT

CSIOP

DDC SRAMs

256 byte

256 byte

DDC-SRAM

PC0

PC1

PC2

PC3

PC4

PC5

PC6

PC7

I/O PORT

P

H

0

P

H

1

P

H

2

P

H

3

P

H

4

P

H

5

P

H

6

P

H

7

I/O PORT

P

I

0

P

I

1

P

I

2

P

I

3

P

I

4

P

I

5

P

I

6

P

I

7

I/O PORT

P

E

0

P

E

1

P

E

2

P

E

3

P

E

4

P

E

5

P

E

6

P

E

7

I/O PORT

DUAL I2C

I2C0

I2C1

QUAD PWM

PW0

PW1

PW2

PW3

JTAG ISP

CONTROLLER

DUAL DDC

DDC0

DDC1

INTERNAL ADDR, DATA, CONTROL BUS LINKED TO CPU

INTERNAL ADDR, DATA, CONTROL BUS LINKED TO CPU

AD0

CPU ADDR

AD1

AD2

AD3

AD4

AD5

AD6

AD7

AD8

AD9

AD10

AD11

AD12

AD13

AD14

AD15

CPU CNTL

CNTL2

RST\

CNTL0

CNTL1

CPU DATA

PF0

PF1

PF2

PF3

PF4

PF5

PF6

PF7

PG0

PG1

PG2

PG3

PG4

PG5

PG6

PG7

CSIP