ST10F268 datasheet(16/74 Pages) STMICROELECTRONICS

16 / 74 page

ST10F168

16/74

5.2 - Programming Examples

Programming a double Word

Note: For easier coding, the standard data paging addressing scheme is overriden for the two MOV

instructions of the Flash Trigger Sequence (EXTS instruction). However this coding also locks

both standard and PEC interrupts and class A hardware traps. This override can be replaced by

an ATOMIC instruction if the standard DPP addressing scheme must be preserved.

; code shown below assumes that Flash is mapped in segment 1

; ie. bit ROMS1 = ‘1’ in SYSCON register

; Flash must be enabled, ie. bit ROMEN = ‘1’ in SYSCON.

MOV

R0, #0DD40h

; DD4xh : Double Word programming command

R0, #01h

; Selects segment 1 in flash memory

MOV

R1, #00224h

; Address to be programmed is 01’0224h

MOV

R2, #03456h

; Data to be programmed at 01’0224h

MOV

R3, #04567h

; Data to be programmed at 01’0226h

MOV

R4, #050d

; 50ns is 20MHz CPU clock frequency

MOV

R7, #08000h

; R7 used for Flash trigger sequence

#define FCR 08000h

; Flash Unlock Sequence consists in two consecutive writes, with the direct

addressing mode and then the indirect addressing mode. FCR must represent an

even address in the active address space of the Flash memory, and Rwn can be

any unused Word GPR (R6 to R15)loaded with a value resulting in the same even

address than FCR

EXTS

#1, #2

; Flash can be mapped in segment 0 or 1

MOV

FCR, R7

; first part

MOV

[R7], R7

; second part

NOP

; WARNING: place 2 NOP operations after

NOP

; the Unlock sequence to avoid all possible

; pipeline conflicts in STEAK programs

ST10F268 Datasheet(PDF) 16 Page - STMicroelectronics

ST10F268 Datasheet(HTML) 16 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74

Datasheet Download

Link URL