| Electronic Components Datasheet Search |
|
ST10R172L Datasheet(PDF) 41 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST10R172L Datasheet(HTML) 41 Page - STMicroelectronics |
|
41 / 68 page ![]() 41/68 ST10R172L - ELECTRICAL CHARACTERISTICS where N = number of consecutive TCLs and 1 ≤ N ≤ 40. So for a period of 3 TCLs (i.e. N = 3): and PLL jitter is an important factor for bus cycles using waitstates and for the operation of timers, serial interfaces, etc. For slower operations and longer periods (e.g. pulse train generation or measurement, lower baudrates, etc.) the deviation caused by the PLL jitter is negligible. Figure 12 Approximated maximum PLL jitter D 3 43 15 ⁄ – = 3,8% = 3TCL min 3TCL NOM 1 3,8 100 ⁄ – () × = 3TCL NOM 0,962 36.07nsec @fcpu=50MHz () × = 32 16 8 4 2 ±1 ±2 ±3 ±4 Max.jitter [%] N This formula is valid for 1<N<40 and 10<fcpu<50 1 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |