Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

STR730FZ1T7 Datasheet(PDF) 43 Page - STMicroelectronics

Part # STR730FZ1T7
Description  ARM7TDMI??32-bit MCU with Flash, 3x CAN, 4 UARTs, 20 timers, ADC, 12 comm. interfaces
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STR730FZ1T7 Datasheet(HTML) 43 Page - STMicroelectronics

Back Button STR730FZ1T7 Datasheet HTML 39Page - STMicroelectronics STR730FZ1T7 Datasheet HTML 40Page - STMicroelectronics STR730FZ1T7 Datasheet HTML 41Page - STMicroelectronics STR730FZ1T7 Datasheet HTML 42Page - STMicroelectronics STR730FZ1T7 Datasheet HTML 43Page - STMicroelectronics STR730FZ1T7 Datasheet HTML 44Page - STMicroelectronics STR730FZ1T7 Datasheet HTML 45Page - STMicroelectronics STR730FZ1T7 Datasheet HTML 46Page - STMicroelectronics STR730FZ1T7 Datasheet HTML 47Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 52 page
background image
STR73xFxx
Electrical parameters
43/52
4.3.6
10-bit ADC characteristics
Subject to general operating conditions for VDDA, fMCLK, and TA unless otherwise specified.
1.
Unless otherwise specified, typical data are based on TA=25°C and VDDA-VSS=5.0V. They are given only
as design guidelines and are not tested.
2.
Calibration is recommended once after each power-up.
3.
During the sample time the input capacitance CAIN (6.8 max) can be charged/discharged by the external
source. The internal resistance of the analog source must allow the capacitance to reach its final voltage
level within tS. After the end of the sample time tS, changes of the analog input voltage have no effect on
the conversion result. Values for the sample clock tS depend on programming.
Table 26.
ADC characteristics
Symbol
Parameter
Conditions
Min
Typ 1)
Max
Unit
fADC
0.4
10
MHz
VAIN
Conversion voltage range 2)
VSSA
VDDA
V
Ilkg
Negative input leakage current on
analog pins
VIN<VSS, | IIN |< 400
µA on adjacent
analog pin
56
μA
CADC
Internal sample and hold
capacitor
3.5
pF
tCAL
2)
Calibration time
fADC = 10 MHz
580.2
µs
5802
1/fADC
tS
3)
Sampling time
fADC = 10 MHz
114
µs
tCONV
Total conversion time (including
sampling time)
fADC = 10 MHz
3µs
30 (10 for sampling
+20 for successive
approximation)
1/fADC
IADC
Running mode
Normal mode
5
mA
Power-down mode
1
μA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com