ST7261 datasheet(20/80 Pages) STMICROELECTRONICS

20 / 80 page

ST7261

20/80

6.6 Interrupt Register

INTERRUPT REGISTER 1 (ITRFRE1)

Address: 0008h - Read/Write

Reset Value: 0000 0000 (00h)

Bit 7:0 = ITiE

Interrupt Enable

0: I/O pin free for general purpose I/O

1: ITi external interrupt enabled.

Note: The corresponding interrupt is generated

when:

– a rising edge occurs on the IT5/IT6 pins

– a falling edge occurs on the IT1, 2, 3, 4, 7 and 8

pins

INTERRUPT REGISTER 2 (ITRFRE2)

Address: 0039h - Read/Write

Reset Value: 0000 0000 (00h)

Bit 7:6 = CTL[3:2]

IT[12:11] Interrupt Sensitivity

These bits are set and cleared by software. They

are used to configure the edge and level sensitivity

of the IT12 and IT11 external interrupt pins (this

means that both must have the same sensitivity).

Bit 5:4 = CTL[1:0]

IT[10:9]1nterrupt Sensitivity

These bits are set and cleared by software. They

are used to configure the edge and level sensitivity

of the IT10 and IT9 external interrupt pins (this

means that both must have the same sensitivity).

Bit 3:0 = ITiE

Interrupt Enable

0: I/O pin free for general purpose I/O

1: ITi external interrupt enabled.

IT8E

IT7E

IT6E

IT5E

IT4E

IT3E

IT2E

IT1E

CTL3 CTL2 CTL1 CTL0 IT12E IT11E IT10E IT9E

CTL3

CTL2

IT[12:11] Sensitivity

Falling edge and low level

Rising edge only

Falling edge only

Rising and falling edge

CTL1

CTL0

IT[10:9] Sensitivity

Falling edge and low level

Rising edge only

Falling edge only

Rising and falling edge

ST7261 Datasheet(PDF) 20 Page - STMicroelectronics

ST7261 Datasheet(HTML) 20 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Datasheet Download

Link URL