Electronic Components Datasheet Search
  English  ▼

X  

STLC60135 Datasheet(PDF) 16 Page - STMicroelectronics

Part # STLC60135
Description  TOSCA ADSL DMT TRANSCEIVER
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STLC60135 Datasheet(HTML) 16 Page - STMicroelectronics

Back Button STLC60135 Datasheet HTML 12Page - STMicroelectronics STLC60135 Datasheet HTML 13Page - STMicroelectronics STLC60135 Datasheet HTML 14Page - STMicroelectronics STLC60135 Datasheet HTML 15Page - STMicroelectronics STLC60135 Datasheet HTML 16Page - STMicroelectronics STLC60135 Datasheet HTML 17Page - STMicroelectronics STLC60135 Datasheet HTML 18Page - STMicroelectronics STLC60135 Datasheet HTML 19Page - STMicroelectronics STLC60135 Datasheet HTML 20Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 25 page
background image
T5,T7
D98TL331
CLOCK
SIGNAL
(highz)
SIGNAL
(at input)
T6,T8
T11
T9
T12
T10
Figure 19. Timing Specification (Utopia 1)
PHY
RECEIVE
ATM
RECEIVE
PHY
TRANSMIT
ATM
TRANSMIT
ATM
PHY
RxADDR
5
RxCLAV
1
RxENB*
RxCLK
RxDATA
8
RxSOC
RxREF*
TxADDR
5
TxCLAV
1
TxENB*
TxCLK
TxDATA
8
TxSOC
TxREF*
D98TL329
Figure 20. Signal at Utopia Level 2 Interface
DIGITAL INTERFACE
Utopia Level 2 Interface
The ATM forum takes the ATM layer chip as a
reference. It defines the direction from ATM to
physical layer as the Transmit direction. The di-
rection from physical layer to ATM is the Receive
direction. Figure 20 shows the interconnection
between ATM and PHY layer devices, the op-
tional signals are not supported and not shown.
The UTOPIA interface transfers one byte in a sin-
gle clock cycle, as a result cells are transferred in
53 clock cycles.
Both transmit and receive interfaces are synchro-
nized on clocks generated by the ATM layer chip,
and no specific relationship between Receive and
Transmit clock is assumed, they must be re-
garded as mutually asynchronous clocks. Flow
control signals are available to match the band-
width constraints of the physical layer and the
ATM layer. The UTOPIA level 2 supports point to
multipoint configurations by introducing on ad-
dressing capability and by making a distinction
between polling and selecting a device:
- the ATM chip polls a specific physical layer chip
by putting its address on the address bus when
the Enb* line is asserted. The addressed physical
layer answers the next cycle via the Clav line re-
flecting its status at that time.
- the ATM chip selects a specific physical layer by
putting its address on the address bus when the
Enb* line is deasserted and asserting the Enb*
line on the next cycle. The addressed physical
layer chip will be the target or source of the next
cell transfer.
STLC60135
16/25



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com