| Electronic Components Datasheet Search |
|
ORSPI4 Datasheet(PDF) 184 Page - Lattice Semiconductor |
|
|
|||||||||||||||||||||||||||||
ORSPI4 Datasheet(HTML) 184 Page - Lattice Semiconductor |
|
184 / 263 page ![]() Lattice Semiconductor ORCA ORSPI4 Data Sheet 184 Figure 96. Status Channel Reference Points with Respect to Clock Edge (Edge Aligned Legacy Mode) Table 64. Status Path Interface ORSPI4 Timing in Legacy Mode Note: This table compares the OIF Specification requirements vs. the ORSPI4 Specification. There is no OIF Specification for LVDS buffers. ORSPI4 Timing in Legacy Mode Symbol Description Min Max Units fD TDCLK/RDCLK frequency 450 MHz fS TSCLK/RSCLK frequency 112.5 MHz — TSCLK/RSCLK duty cycle 40 60 % tdia Data invalid window with respect to clock edge (Reference point C) — 0.3 ns tdib Data invalid window with respect to clock edge (Reference point C) — 0.45 ns tS* Setup time for TSTAT with respect to TSCLK - LVTTL Buffers (Reference point D) 0.5 — ns Setup time for TSTAT with respect to TSCLK - LVDS Buffers (Reference point D) 0.7 — ns tH* Hold time for TSTAT with respect to TSCLK - LVTTL Buffers (Reference point D) 1.2 — ns Hold time for TSTAT with respect to TSCLK - LVDS Buffers (Reference point D) 1.0 — ns RSCLK RSTAT (C) Launch Edge T dia T dib (D) Capture Edge t s t h TSCLK TSTAT |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |