Electronic Components Datasheet Search
  English  ▼

X  

M41ST87Y Datasheet(PDF) 16 Page - STMicroelectronics

Part # M41ST87Y
Description  5.0 V and 3.3/3.0 V secure serial RTC and NVRAM supervisor with tamper detection and 128 bytes of clearable NVRAM
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M41ST87Y Datasheet(HTML) 16 Page - STMicroelectronics

Back Button M41ST87Y_08 Datasheet HTML 12Page - STMicroelectronics M41ST87Y_08 Datasheet HTML 13Page - STMicroelectronics M41ST87Y_08 Datasheet HTML 14Page - STMicroelectronics M41ST87Y_08 Datasheet HTML 15Page - STMicroelectronics M41ST87Y_08 Datasheet HTML 16Page - STMicroelectronics M41ST87Y_08 Datasheet HTML 17Page - STMicroelectronics M41ST87Y_08 Datasheet HTML 18Page - STMicroelectronics M41ST87Y_08 Datasheet HTML 19Page - STMicroelectronics M41ST87Y_08 Datasheet HTML 20Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 48 page
background image
Operating modes
M41ST87Y, M41ST87W
16/48
2.3
WRITE mode
In this mode the master transmitter transmits to the M41ST87Y/W slave receiver. Bus
protocol is shown in Figure 11. Following the START condition and slave address, a logic '0'
(R/W=0) is placed on the bus and indicates to the addressed device that word address An
will follow and is to be written to the on-chip address pointer. The data word to be written to
the memory is strobed in next and the internal address pointer is incremented to the next
memory location within the RAM on the reception of an acknowledge clock. The
M41ST87Y/W slave receiver will send an acknowledge clock to the master transmitter after
it has received the slave address (see Figure 8 on page 15) and again after it has received
the word address and each data byte.
Figure 11.
WRITE mode sequence
Figure 12.
WRITE cycle timing: RTC & external SRAM control signals
2.4
Data retention mode
With valid VCC applied, the M41ST87Y/W can be accessed as described above with READ
or WRITE Cycles. Should the supply voltage decay, the M41ST87Y/W will automatically
deselect, write protecting itself (and any external SRAM) when VCC falls between VPFD
(max) and VPFD (min) (see Figure 27 on page 43, Table 18 on page 44). This is
accomplished by internally inhibiting access to the clock registers. At this time, the Reset pin
(RST) is driven active and will remain active until VCC returns to nominal levels. External
RAM access is inhibited in a similar manner by forcing ECON to a high level. This level is
within 0.2 volts of the VBAT. ECON will remain at this level as long as VCC remains at an out-
of-tolerance condition. When VCC falls below the battery backup switchover voltage (VSO),
AI00591
BUS ACTIVITY:
S
P
SDA LINE
BUS ACTIVITY:
MASTER
DATA n
DATA n+1
DATA n+X
WORD
ADDRESS (An)
SLAVE
ADDRESS
AI03663
EX
ECON
tEXPD
tEXPD



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com