M34282E2GP datasheet(9/69 Pages) RENESAS

9 / 69 page

Rev.1.33

Mar 18, 2004

page 9 of 67

4282 Group

Fig. 10 ROM map of M34282M2/E2

PROGRAM MEMORY (ROM)

The program memory is a mask ROM. 1 word of ROM is

composed of 9 bits. ROM is separated every 128 words by the

unit of page (addresses 0 to 127).

Table 1 ROM size and pages

Fig. 11 RAM map

Page 2 (addresses 010016 to 017F16) is the special page for

subroutine calls. Subroutines written in this page can be called

from any page with the 1-word instruction (BM). Subroutines

extending from page 2 to another page can also be called with

the BM instruction when it starts on page 2.

ROM pattern of all addresses can be used as data areas with

the TABP p instruction.

DATA MEMORY (RAM)

1 word of RAM is composed of 4 bits, but 1-bit manipulation

(with the SB j, RB j, and SZB j instructions) is enabled for the

entire memory area. A RAM address is specified by a data

pointer. The data pointer consists of registers X and Y. Set a

value to the data pointer certainly when executing an instruction

to access RAM.

Table 2 shows the RAM size. Figure 11 shows the RAM map.

Part number

M34282M2/E2

M34282M1

ROM size (✕ 9 bits)

2048 words

1024 words

Pages

16 (0 to 15)

8 (0 to 7)

Part number

M34282M2/E2

M34282M1

RAM size

64 words ✕ 4 bits (256 bits)

48 words ✕ 4 bits (192 bits)

Table 2 RAM size

RAM 64 words ✕ 4 bits (256 bits)

64 words

M34282M2/E2

48 words

M34282M1

000016

008016

017F16

Subroutine special page

007F16

00FF16

010016

07FF16

018016

Page 1

Page 2

Page 0

Page 3

Page 15

M34282E2GP Datasheet(PDF) 9 Page - Renesas Technology Corp

M34282E2GP Datasheet(HTML) 9 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69

Datasheet Download

Link URL