Electronic Components Datasheet Search
  English  ▼

X  

M32C83T Datasheet(PDF) 378 Page - Renesas Technology Corp

Part # M32C83T
Description  16/32-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M32C/80 SERIES
PDF  527 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M32C83T Datasheet(HTML) 378 Page - Renesas Technology Corp

Back Button M32C83T Datasheet HTML 374Page - Renesas Technology Corp M32C83T Datasheet HTML 375Page - Renesas Technology Corp M32C83T Datasheet HTML 376Page - Renesas Technology Corp M32C83T Datasheet HTML 377Page - Renesas Technology Corp M32C83T Datasheet HTML 378Page - Renesas Technology Corp M32C83T Datasheet HTML 379Page - Renesas Technology Corp M32C83T Datasheet HTML 380Page - Renesas Technology Corp M32C83T Datasheet HTML 381Page - Renesas Technology Corp M32C83T Datasheet HTML 382Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 378 / 527 page
background image
Page 355
8
8
4
f
o
6
0
0
2
,
1
3
.
n
a
J
1
3
.
1
.
v
e
R
1
3
1
0
-
4
3
0
0
B
9
0
J
E
R
22. CAN Module
)
T
3
8
/
C
2
3
M
,
3
8
/
C
2
3
M
(
p
u
o
r
G
3
8
/
C
2
3
M
22.2 Timing with CAN-Associated Registers
22.2.1 CAN Module Reset Timing
Figure 22.27 shows an operation example of when the CAN module is reset.
(1) The CAN module can be reset when the STATE_RESET bit in the C0STR register is set to "1" (CAN
module reset completed) after the RESET0 and RESET1 bits in the C0CTLR0 register are set to "1"
(CAN module reset).
(2) Set necessary CAN-associated registers.
(3) CAN communication can be established after the STATE_RESET bit is set to "0" (resetting) after
the RESET0 and RESET1 bits are set to "0" (CAN module reset exited) .
Figure 22.27 Example of CAN Module Reset Operation
22.2.2 CAN Transmit Timing
Figure 22.28 shows an operation example of when the CAN transmits a frame.
(1) When the TRMREQ bit is set to "1" (request to transmit the data frame) while the CAN bus is in as
idle state, the TRMACTIVE bit in the C0MCTLi register (i=0 to 15) is set to "1" (during transmis-
sion) and the TRMSTATE bit in the C0STR register is set to "1" (during transmission). The CAN
starts transmitting the frame.
(2) After a CAN frame transmission is completed, the SENTDATA bit in the C0MCTLi register is set to "1"
(already transmitted), the TRMSUCC bit in the C0STR register to "1" (transmission completed) and
the SISi bit in the C0SISTR register to "1" (interrupt requested). The MBOX3 to MBOX0 bits in the
C0STR register store transmitted message slot numbers.
RESET0 bit
"1"
"0"
RESET1 bit
"1"
"0"
STATE_RESET bit
"1"
"0"
CAN counfiguration
Verify the STATE_RESET bit
CAN operation
Set to "1" by program
simultaneously
Operation (1)
Set to "0" by program
simultaneously
Operation (2)
Operation (3)
Verify the STATE_RESET bit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com