Electronic Components Datasheet Search
  English  ▼

X  

M32C83T Datasheet(PDF) 382 Page - Renesas Technology Corp

Part # M32C83T
Description  16/32-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M32C/80 SERIES
PDF  527 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M32C83T Datasheet(HTML) 382 Page - Renesas Technology Corp

Back Button M32C83T Datasheet HTML 378Page - Renesas Technology Corp M32C83T Datasheet HTML 379Page - Renesas Technology Corp M32C83T Datasheet HTML 380Page - Renesas Technology Corp M32C83T Datasheet HTML 381Page - Renesas Technology Corp M32C83T Datasheet HTML 382Page - Renesas Technology Corp M32C83T Datasheet HTML 383Page - Renesas Technology Corp M32C83T Datasheet HTML 384Page - Renesas Technology Corp M32C83T Datasheet HTML 385Page - Renesas Technology Corp M32C83T Datasheet HTML 386Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 382 / 527 page
background image
Page 359
8
8
4
f
o
6
0
0
2
,
1
3
.
n
a
J
1
3
.
1
.
v
e
R
1
3
1
0
-
4
3
0
0
B
9
0
J
E
R
23. DRAMC
)
T
3
8
/
C
2
3
M
,
3
8
/
C
2
3
M
(
p
u
o
r
G
3
8
/
C
2
3
M
23. DRAMC
The DRAM controller (DRAMC) controls the DRAM area, which ranges from 512 Kbytes to 8 Mbytes. Table
23.1 lists specifications of the DRAMC.
Table 23.1 DRAMC Specifications
Item
Specification
DRAM Area
512 KB, 1 MB, 2 MB, 4 MB, 8 MB
Bus Control
2CAS/1W
Refresh
________
________
CAS-before-RAS refresh, Self refresh
Supported Function Mode
EDO, fast page mode
Wait State Insertion
1-wait state, 2-wait state
Table 23.2 shows pins associated with DRAMC. Signals listed in Table 23.2 are output by setting the AR2
______
to AR0 bits in the DRAMCONT register for the DRAM area and accessing DRAM. See Table 7.9 for RAS,
________
________
_____
CASL, CASH and DW signal operations. Figure 23.1 shows the DRAMCONT register and REFCNT regis-
ter.
Table 23.2 DRAMC-associated Pins
Port
Bus for Device Access except DRAM(1)
Bus for DRAM Access
P0
D0 to D7
D0 to D7
P1
D8 to D15
D8 to D15(2)
P3
A8 to D15
MA0 to MA7
P40 to P44
A16 to A20
MA8 to MA12
P50
_______
_____
WRL / WR
_________
CASL
P51
________
_______
WRH / BHE
_________
CASH
P52
____
RD
_____
DW
P56
ALE
_______
RAS
NOTES:
1. This is an example of the separate bus and 16-bit data bus.
2. This bus is available when the DS2 bit in the DS register is set to "1" (16-bit data bus) and the PM02 bit
____
_______
_______
in the PM0 register is set to "1" (RD/WRL/WRH in R/W mode).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com