| Electronic Components Datasheet Search |
|
M32C83T Datasheet(PDF) 189 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M32C83T Datasheet(HTML) 189 Page - Renesas Technology Corp |
|
189 / 527 page ![]() Page 166 8 8 4 f o 6 0 0 2 , 1 3 . n a J 1 3 . 1 . v e R 1 3 1 0 - 4 3 0 0 B 9 0 J E R 15. Three-Phase Motor Control Timer Functions ) T 3 8 / C 2 3 M , 3 8 / C 2 3 M ( p u o r G 3 8 / C 2 3 M Three-Phase Output Buffer Register i(1) (i=0, 1) Symbol Address After Reset IDB0, IDB1 030A16, 030B16 XX11 11112 b7 b6 b5 b4 b3 b2 b1 b0 RW RW RW RW RW RW RW RO Bit Name Bit Symbol DUi DUBi DVi U-Phase Output Buffer i DVBi DWi DWBi (b7 - b6) Function Write output level 0: Active level 1: Inactive level When read, the value of the three- phase shift register is read. U-Phase Output Buffer i V-Phase Output Buffer i V-Phase Output Buffer i W-Phase Output Buffer i W-Phase Output Buffer i NOTES: 1. Values of the IDB0 and IDB1 registers are transferred to the three-phase output shift register by a transfer trigger. After the transfer trigger occurs, the values written in the IDB0 register determine each phase output signal first. Then the value written in the IDB1 register on the falling edge of timers A1, A2 and A4 one- shot pulse determines each phase output signal. Nothing is assigned. When write, set to "0". When read, its content is "0." Dead Time Timer(1, 2) Symbol Address After Reset DTT 030C16 Indeterminate RW WO Function b0 Setting Range 1 to 255 b7 If setting value is n, the timer stops when counting n times a count source selected by the INV12 bit after start trigger occurs. Positive or negative phase, which changes from inactive level to active level, shifts when the dead time timer stops. NOTES: 1. Use the MOV instruction to set the DTT register. 2. The DTT register is enabled when the INV15 bit in the INVC1 register is set to "0" (dead time enabled). No dead time can be set when the INV15 bit is set to "1" (dead time disabled). The INV06 bit in the INVC0 register determines start trigger of the DTT register. Figure 15.4 IDB0, IDB1 and DTT Registers |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |