M32C83T datasheet(203/527 Pages) RENESAS

203 / 527 page

Page 180

16. Serial I/O

)

(

UARTi Special Mode Register 4 (i=0 to 4)

Symbol

Address

After Reset

U0SMR4 to U4SMR4

036416, 02E416, 033416, 032416, 02F416

0016

Start Condition

Generate Bit(1)

Restart Condition

Generate Bit(1)

Stop Condition

Generate Bit(1)

SCL, SDA Output

Select Bit

ACK Data Bit

ACK Data Output

Enable Bit

0: Clear

1: Start

0: Clear

1: Start

0: Clear

1: Start

0: Selects the serial I/O circuit

1: Selects the start/stop condition

generation circuit

0: ACK

1: NACK

Bit Name

Bit

Symbol

Function

NOTES:

1. When each condition is generated, the STAREQ, RSTAREQ or STPREQ bit is set to "0".

When a condition generation is incomplete, the bit remains unchanged as "1".

SCL Wait Output

Bit 3

SCL Output Stop

Enable Bit

0: SCL "L" hold disabled

1: SCL "L" hold enabled

0: Disabled

1: Enabled

0: Serial I/O data output

1: ACK data output

STSPSEL

ACKD

ACKC

SCLHI

STAREQ

STPREQ

RSTAREQ

SWC9

Figure 16.8 U0SMR4 to U4SMR4 Registers

M32C83T Datasheet(PDF) 203 Page - Renesas Technology Corp

M32C83T Datasheet(HTML) 203 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL