| Electronic Components Datasheet Search |
|
M32C83T Datasheet(PDF) 199 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M32C83T Datasheet(HTML) 199 Page - Renesas Technology Corp |
|
199 / 527 page ![]() Page 176 8 8 4 f o 6 0 0 2 , 1 3 . n a J 1 3 . 1 . v e R 1 3 1 0 - 4 3 0 0 B 9 0 J E R 16. Serial I/O ) T 3 8 / C 2 3 M , 3 8 / C 2 3 M ( p u o r G 3 8 / C 2 3 M UARTi Transmit/Receive Control Register 0 (i=0 to 4) Symbol Address After Reset U0C0 to U4C0 036C16, 02EC16, 033C16, 032C16, 02FC16 0000 10002 RO RW TXEPT CRD NCH UFORM CKPOL b1 b0 CLK0 CRS CLK1 UiBRG Count Source Select Bit(4) CST/RTS Function Select Bit Transmit Register Empty Flag CTS/RTS Disable Bit Data Output Select Bit(1) CLK Polarity Select Bit Transfer Format Select Bit(3) Enabled when CRD=0 0 : Selects CTS function 1 : Selects RTS function 0 0: Selects f1 0 1: Selects f8 1 0: Selects f2n(2) 1 1: Do not set to this value 0 : Data in the transmit register (during transmission) 1 : No data in the transmit register (transmission is completed) 0 : Enables CTS/RTS function 1 : Disables CTS/RTS function 0 : TxDi/SDAi and SCLi are ports for the CMOS output 1 : TxDi/SDAi and SCLi are ports for the N-channel open drain output 0 : LSB first 1 : MSB first Bit Name Bit Symbol Function RW RW RW RW RW RW RW NOTES: 1. P70/TxD2 are ports for the N-channel open drain output, but not for the CMOS output. 2. The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15). 3. The UFORM bit is enabled when the SMD2 to SMD0 bits in the UiMR register are set to "0012" (clock synchronous serial I/O mode), or "1012" (UART mode, 8-bit transfer data). Set this bit to "1" when the SMD2 to SMD0 bits are set to "0102" (I2C mode), and to "0" when the SMD2 to SMD0 bits are set to "1002"(UART mode, 7-bit transfer data) or "1102"(UART mode, 9-bit transfer data). 4. If the CLK1 and CLK0 bits are changed, set the UiBRG register. 0 : Data is transmitted on the falling edge of the transfer clock and data is received on the rising edge 1 : Data is transmitted on the rising edge of the transfer clock and data is received on the falling edge b7 b6 b5 b4 b3 b2 b1 b0 Figure 16.4 U0C0 to U4C0 Registers |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |