Electronic Components Datasheet Search
  English  ▼

X  

HD6432142 Datasheet(PDF) 925 Page - Renesas Technology Corp

Part # HD6432142
Description  Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series
PDF  1177 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6432142 Datasheet(HTML) 925 Page - Renesas Technology Corp

Back Button HD6432142 Datasheet HTML 921Page - Renesas Technology Corp HD6432142 Datasheet HTML 922Page - Renesas Technology Corp HD6432142 Datasheet HTML 923Page - Renesas Technology Corp HD6432142 Datasheet HTML 924Page - Renesas Technology Corp HD6432142 Datasheet HTML 925Page - Renesas Technology Corp HD6432142 Datasheet HTML 926Page - Renesas Technology Corp HD6432142 Datasheet HTML 927Page - Renesas Technology Corp HD6432142 Datasheet HTML 928Page - Renesas Technology Corp HD6432142 Datasheet HTML 929Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 925 / 1177 page
background image
Section 26 Electrical Characteristics
Rev. 4.00 Sep 27, 2006 page 881 of 1130
REJ09B0327-0400
Condition A Condition B Condition C
20 MHz
16 MHz
10 MHz
Item
Symbol Min
Max
Min
Max
Min
Max
Unit
Test
Conditions
TMR
Timer output
delay time
t
TMOD
—
50
—
50
—
100
ns
Figure
26.18
Timer reset input
setup time
t
TMRS
30
—
30
—
50
—
Figure
26.20
Timer clock input
setup time
t
TMCS
30
—
30
—
50
—
Figure
26.19
Single
edge
t
TMCWH
1.5
—
1.5
—
1.5
—
t
cyc
Timer
clock
pulse
width
Both
edges
t
TMCWL
2.5
—
2.5
—
2.5
—
PWMX Pulse output
delay time
t
PWOD
—
50
—
50
—
100
ns
Figure
26.21
SCI
Asynchro-
nous
t
Scyc
4—
4—
4
—
t
cyc
Figure
26.22
Input
clock
cycle
Synchro-
nous
6—
6—
6
—
Input clock pulse
width
t
SCKW
0.4
0.6
0.4
0.6
0.4
0.6
t
Scyc
Input clock rise
time
t
SCKr
—
1.5
—
1.5
—
1.5
t
cyc
Input clock fall
time
t
SCKf
—
1.5
—
1.5
—
1.5
Transmit data
delay time
(synchronous)
t
TXD
—
50
—
50
—
100
ns
Figure
26.23
Receive data setup
time (synchronous)
t
RXS
50
—
50
—
100
—
ns
Receive data hold
time (synchronous)
t
RXH
50
—
50
—
100
—
ns
A/D
conver-
ter
Trigger input setup
time
t
TRGS
30
—
30
—
50
—
ns
Figure
26.24
WDT
RESO output delay
time
t
RESD
—
100
—
120
—
200
ns
Figure
26.25
RESO output pulse
width
t
RESOW
132
—
132
—
132
—
t
cyc
Note:
*
Only supporting modules that can be used in subclock operation



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com