Electronic Components Datasheet Search
  English  ▼

X  

HD64F3022F Datasheet(PDF) 73 Page - Renesas Technology Corp

Part # HD64F3022F
Description  16-Bit Single-Chip Microcomputer
PDF  712 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD64F3022F Datasheet(HTML) 73 Page - Renesas Technology Corp

Back Button HD64F3022F Datasheet HTML 69Page - Renesas Technology Corp HD64F3022F Datasheet HTML 70Page - Renesas Technology Corp HD64F3022F Datasheet HTML 71Page - Renesas Technology Corp HD64F3022F Datasheet HTML 72Page - Renesas Technology Corp HD64F3022F Datasheet HTML 73Page - Renesas Technology Corp HD64F3022F Datasheet HTML 74Page - Renesas Technology Corp HD64F3022F Datasheet HTML 75Page - Renesas Technology Corp HD64F3022F Datasheet HTML 76Page - Renesas Technology Corp HD64F3022F Datasheet HTML 77Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 712 page
background image
2. CPU
Rev.2.00 Mar. 22, 2007 Page 49 of 684
REJ09B0352-0200
2.8.2
Program Execution State
In this state the CPU executes program instructions in normal sequence.
2.8.3
Exception-Handling State
The exception-handling state is a transient state that occurs when the CPU alters the normal
program flow due to a reset, interrupt, or trap instruction. The CPU fetches a starting address from
the exception vector table and branches to that address. In interrupt and trap exception handling
the CPU references the stack pointer (ER7) and saves the program counter and condition code
register.
Types of Exception Handling and Their Priority: Exception handling is performed for resets,
interrupts, and trap instructions. Table 2.14 indicates the types of exception handling and their
priority. Trap instruction exceptions are accepted at all times in the program execution state.
Table 2.14
Exception Handling Types and Priority
Priority
Type of
Exception
Detection Timing
Start of Exception Handling
High
Reset
Synchronized with clock
Exception handling starts
immediately when
RES changes
from low to high
Interrupt
End of instruction execution
or end of exception handling*
When an interrupt is requested,
exception handling starts at the
end of the current instruction or
current exception-handling
sequence
Low
Trap instruction
When TRAPA instruction is
executed
Exception handling starts when
a trap (TRAPA) instruction is
executed
Note: * Interrupts are not detected at the end of the ANDC, ORC, XORC, and LDC instructions, or
immediately after reset exception handling.
Figure 2.12 classifies the exception sources. For further details about exception sources, vector
numbers, and vector addresses, see section 4, Exception Handling, and section 5, Interrupt
Controller.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com