Electronic Components Datasheet Search
  English  ▼

X  

TDA7326D Datasheet(PDF) 4 Page - STMicroelectronics

Part # TDA7326D
Description  AM-FM RADIO FREQUENCY SYNTHESIZER
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

TDA7326D Datasheet(HTML) 4 Page - STMicroelectronics

  TDA7326D Datasheet HTML 1Page - STMicroelectronics TDA7326D Datasheet HTML 2Page - STMicroelectronics TDA7326D Datasheet HTML 3Page - STMicroelectronics TDA7326D Datasheet HTML 4Page - STMicroelectronics TDA7326D Datasheet HTML 5Page - STMicroelectronics TDA7326D Datasheet HTML 6Page - STMicroelectronics TDA7326D Datasheet HTML 7Page - STMicroelectronics TDA7326D Datasheet HTML 8Page - STMicroelectronics TDA7326D Datasheet HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 16 page
background image
ELECTRICAL CHARACTERISTICS (continued)
LOOP FILTER OUTPUT (LPOUT = PIN 14)
Symbol
Parameter
Test Condition
Min.
Typ.
Max.
Unit
vOL
Output Voltage Low
ILOAD = 0.2mA VDD2; = 10V
0.5
0.8
V
VOH
Output Voltage High
-ILOAD = 0.2mA VDD2; = 10V
9
9.5
V
CHARGE PUMP CURRENT GENERATION (LPIN1,LPIN2 = PIN 15, 16)
Isi
Sink Current LPIN1,2
CURR1 = 0, CURR2 = 0
2
5
7
µA
CURR1 = 0, CURR2 = 1
120
200
280
µA
CURR1 = 1, CURR2 = 1
180
300
420
µA
CURR1 = 1, CURR2 = 0
370
500
630
µA
-Iso
Source Current LPIN1,2
CURR1 = 0, CURR2 = 0
2
5
7
µA
CURR1 = 0, CURR2 = 1
120
200
280
µA
CURR1 = 1, CURR2 = 1
180
300
420
µA
CURR1 = 1, CURR2 = 0
370
500
630
µA
DOUT1 OPENDRAIN OUTPUT(PIN 9)
vOL
Output Voltage Low
ILOAD = 1mA
0.2
0.5
V
BUS INTERFACE
-IIL
Input Leakage Current
VIN = VSS
-1
0.1
1
µA
IIH
Input Leakage Current
VIN = VSS
-1
0.1
1
µA
vIH
Input Voltage High
Leading edge
3.4
4.0
V
VIL
Input Voltage Low
Leading edge
1.0
1.6
V
BUS INTERFACE, WAITING TIME (see fig. 5) The Data is Acquired at the High
→ Low Clock Transition
t1
CLK Low to DLEN L
→ H
0.2
µs
t3
DATA Transition to CLK H
→ L
0.1
µs
t5
CLK H
→ L to DATA Transition
0.4
µs
BUS INTERFACE, DATA REPETITION TIME (see fig. 5)
tr1
Release Time Between 2 bytes,
except byte 4
5
µs
tr2
Release Time after the
transmission of byte 4
FM mode
180
µs
AM mode
2
ms
BUS INTERFACE, SETUP TIME (see fig. 5)
t2
DLEN High to CLK L
→ H
0.1
µs
BUS INTERFACE, HOLD TIME (see fig. 5)
t4
DATA Transition to CKL L
→ H0
µs
t6
CLK H
→ L to DLEN H → L
0.4
µs
fCLK
CLK Frequency
500
KHz
Duty Cycle
50
%
tpl
Clock Pulse Low
1
µs
tph
Clock Pulse High
1
µs
TDA7326
4/16



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com