| Electronic Components Datasheet Search |
|
ADS6149 Datasheet(PDF) 21 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
ADS6149 Datasheet(HTML) 21 Page - Texas Instruments |
|
21 / 70 page ![]() ADS6149/ADS6129 ADS6148/ADS6128 www.ti.com ..................................................................................................................................................... SLWS211B – JULY 2008 – REVISED OCTOBER 2008 D) A7–A0 IN HEX D7 D6 D5 D4 D3 D2 D1 D0 44 <CLKOUT POSN> Output clock position control 0 0 LVDS Interface D7-D5 <CLKOUT POSN> Output clock rising edge position 000 Default output clock position (refer to timing specification table) 100 Default output clock position (refer to timing specification table) 101 Rising edge shifted by + (4/26)Ts 110 Rising edge aligned with data transition 111 Rising edge shifted by - (4/26)Ts D4-D2 <CLKOUT POSN> Output clock falling edge position 000 Default output clock position (refer to timing specification table) 100 Default output clock position (refer to timing specification table) 101 Falling edge shifted by + (4/26)Ts 110 Falling edge aligned with data transition 111 Falling edge shifted by - (4/26)Ts CMOS Interface D7-D5 <CLKOUT POSN> Output clock rising edge position 000 Default output clock position (refer to timing specification table) 100 Default output clock position (refer to timing specification table) 101 Rising edge shifted by + (4/26)Ts 110 Rising edge shifted by + (6/26)Ts 111 Rising edge aligned with data transition D4-D2 <CLKOUT POSN> Output clock falling edge position 000 Default output clock position (refer to timing specification table) 100 Default output clock position (refer to timing specification table) 101 Falling edge shifted by + (4/26)Ts 110 Falling edge shifted by + (6/26)Ts 111 Falling edge aligned with data transition Ts = 1/Sampling Frequency E) A7–A0 IN HEX D7 D6 D5 D4 D3 D2 D1 D0 50 0 0 0 0 0 <DATA FORMAT> 2s complement or offset binary 0 D2,D1 <DATA FORMAT> 00 DFS pin controls data format selection 10 2's complement 11 Offset binary F) A7–A0 IN HEX D7 D6 D5 D4 D3 D2 D1 D0 51 <Custom Pattern> 52 0 0 <Custom Pattern> Copyright © 2008, Texas Instruments Incorporated Submit Documentation Feedback 21 Product Folder Link(s): ADS6149/ADS6129 ADS6148/ADS6128 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |