MPC8313CVRGDF datasheet(81/100 Pages) FREESCALE

81 / 100 page

MPC8313E PowerQUICC™ II Pro Processor Hardware Specifications, Rev. 2.1

Freescale Semiconductor

Clocking

20.2

Core PLL Configuration

RCWL[COREPLL] selects the ratio between the internal coherent system bus clock (csb_clk) and the e300

core clock (core_clk). Table 68 shows the encodings for RCWL[COREPLL]. COREPLL values that are

not listed in Table 68 should be considered as reserved.

NOTE

Core VCO frequency = core frequency

× VCO divider. The VCO divider,

which is determined by RCWLR[COREPLL], must be set properly so that

the core VCO frequency is in the range of 400–800 MHz.

Table 68. e300 Core PLL Configuration

RCWL[COREPLL]

core_clk : csb_clk Ratio1

1 For core_clk:csb_clk ratios of 2.5:1 and 3:1, the core_clk must not exceed its maximum operating frequency of

333 MHz.

VCO Divider (VCOD)2

2 Core VCO frequency = core frequency × VCO divider. Note that VCO divider has to be set properly so that the core

VCO frequency is in the range of 400–800 MHz.

0–1

2–5

0000

PLL bypassed

(PLL off,

csb_clk clocks core directly)

PLL bypassed

(PLL off,

csb_clk clocks core directly)

nnnn

nn/a

n/a

0001

01:1

0001

01:1

0001

01:1

0001

11.5:1

0001

11.5:1

0001

11.5:1

0010

02:1

0010

02:1

0010

02:1

0010

12.5:1

0010

12.5:1

0010

12.5:1

0011

03:1

0011

03:1

0011

03:1

MPC8313CVRGDF Datasheet(PDF) 81 Page - Freescale Semiconductor, Inc

MPC8313CVRGDF Datasheet(HTML) 81 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

Datasheet Download

Link URL