Electronic Components Datasheet Search
  English  ▼

X  

ATC35 Datasheet(PDF) 2 Page - ATMEL Corporation

Part # ATC35
Description  Cell-based ASIC
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

ATC35 Datasheet(HTML) 2 Page - ATMEL Corporation

  ATC35 Datasheet HTML 1Page - ATMEL Corporation ATC35 Datasheet HTML 2Page - ATMEL Corporation ATC35 Datasheet HTML 3Page - ATMEL Corporation ATC35 Datasheet HTML 4Page - ATMEL Corporation ATC35 Datasheet HTML 5Page - ATMEL Corporation ATC35 Datasheet HTML 6Page - ATMEL Corporation ATC35 Datasheet HTML 7Page - ATMEL Corporation ATC35 Datasheet HTML 8Page - ATMEL Corporation ATC35 Datasheet HTML 9Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 14 page
background image
2
ATC35 Summary
1063CS–CBIC–01/03
Standard Cell Library
SClib
The Atmel Standard Cell Library, SClib, contains a comprehensive set of combinational
logic and storage cells. The SClib library includes cells which belong to the following
categories:
•
Buffers and Gates
•
Multiplexers
•Flip-flops
•
Scan Flip-flops
•
Latches
•
Adders and Subtractors
Decoding the Cell Name
The table below shows the naming conventions for the cells in the SClib library. Each
cell name begins with either a two-, three-, or four-letter code that defines the type of
cell. This indicates the range of standard cells available.
Table 2. Cell Codes
Code
Description
Code
Description
AD
Adder
LASR
Set/Reset Latch
AN
AND Gate
MI
Inverting Multiplexer
AOI
AND-OR-Invert Gate
MFF
Multiplexed flip-flop with Feedback
AON
AND-OR-AND-Invert Gates
MX
Multiplexer
AOR
AND-OR Gate
ND
NAND Gate
BH
Bus Holder
NR
NOR Gate
BUFF
Non-Inverting Buffer
OAI
OR-AND-Invert Gate
BUFT
Non-Inverting 3-State Buffer
OAN
OR-AND-OR-Invert Gates
CLK2
Clock Buffer
OR
OR Gate
DE
D-Enabled Flip-Flop
ORA
OR-AND Gate
DF
D Flip-Flop
SD
Multiplexed Scan D Flip-Flop
INV0
Inverter
SE
Multiplexed Scan Enable D Flip-Flop
INVB
Balanced Inverter
SRLAB
Set/Reset Latches with NAND input
INVT
Inverting 3-State Buffer
SU
Subtractor
JK
JK Flip-Flop
XN
Exclusive NOR Gate
LA
D Latch
XR
Exclusive OR Gate



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com