Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

ATF1504ASL Datasheet(PDF) 14 Page - ATMEL Corporation

Part # ATF1504ASL
Description  Highperformance Complex Programmable Logic Device
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

ATF1504ASL Datasheet(HTML) 14 Page - ATMEL Corporation

Back Button ATF1504ASL Datasheet HTML 10Page - ATMEL Corporation ATF1504ASL Datasheet HTML 11Page - ATMEL Corporation ATF1504ASL Datasheet HTML 12Page - ATMEL Corporation ATF1504ASL Datasheet HTML 13Page - ATMEL Corporation ATF1504ASL Datasheet HTML 14Page - ATMEL Corporation ATF1504ASL Datasheet HTML 15Page - ATMEL Corporation ATF1504ASL Datasheet HTML 16Page - ATMEL Corporation ATF1504ASL Datasheet HTML 17Page - ATMEL Corporation ATF1504ASL Datasheet HTML 18Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 35 page
background image
14
ATF1504AS(L)
0950O–PLD–7/05
Notes:
1. See ordering information for valid part numbers.
2. The t
RPA parameter must be added to the tLAD, tLAC,tTIC, tACL, and tSEXP parameters for macrocells running in the reduced-
power mode.
Input Test Waveforms and Measurement Levels
t
R, tF = 1.5 ns typical
AC Characteristics (Continued)
Symbol
Parameter
-7
-10
-15
-20
-25
Units
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
t
ZX1
Output Buffer Enable Delay
(Slow slew rate = OFF;
VCCIO = 5.0V; CL = 35 pF)
4.0
5.0
7
9
10
ns
t
ZX2
Output Buffer Enable Delay
(Slow slew rate = OFF;
VCCIO = 3.3V; CL = 35 pF)
4.5
5.5
7
9
10
ns
t
ZX3
Output Buffer Enable Delay
(Slow slew rate = ON;
VCCIO = 5.0V/3.3V; CL = 35 pF)
9
9
10
11
12
ns
tXZ
Output Buffer Disable Delay
(C
L = 5 pF)
4
567
8
ns
tSU
Register Setup Time
3
3
4
5
6
ns
tH
Register Hold Time
2
3
4
5
6
ns
t
FSU
Register Setup Time of Fast Input
3
3
2
2
3
ns
tFH
Register Hold Time of Fast Input
0.5
0.5
2
2
2.5
ns
tRD
Register Delay
1
2
1
2
2
ns
t
COMB
Combinatorial Delay
1
2
1
2
2
ns
tIC
Array Clock Delay
3
5
6
7
8
ns
t
EN
Register Enable Time
3
5
6
7
8
ns
t
GLOB
Global Control Delay
1
1
1
1
1
ns
tPRE
Register Preset Time
2
3
4
5
6
ns
t
CLR
Register Clear Time
2
3
4
5
6
ns
t
UIM
Switch Matrix Delay
1
1
2
2
2
ns
tRPA
Reduced-power Adder(2)
10
11
13
14
15
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com