Electronic Components Datasheet Search
  English  ▼

X  

ML5805DM Datasheet(PDF) 14 Page - RF Micro Devices

Part # ML5805DM
Description  5.8GHz Variable Data Rate FSK Transceiver with Integrated PA
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RFMD [RF Micro Devices]
Direct Link  http://www.rfmd.com
Logo RFMD - RF Micro Devices

ML5805DM Datasheet(HTML) 14 Page - RF Micro Devices

Back Button ML5805DM Datasheet HTML 10Page - RF Micro Devices ML5805DM Datasheet HTML 11Page - RF Micro Devices ML5805DM Datasheet HTML 12Page - RF Micro Devices ML5805DM Datasheet HTML 13Page - RF Micro Devices ML5805DM Datasheet HTML 14Page - RF Micro Devices ML5805DM Datasheet HTML 15Page - RF Micro Devices ML5805DM Datasheet HTML 16Page - RF Micro Devices ML5805DM Datasheet HTML 17Page - RF Micro Devices ML5805DM Datasheet HTML 18Page - RF Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 36 page
background image
ML5805
RF MICRO DEVICES®, RFMD®, OPTIMUM TECHNOLOGY MATCHING®, ENABLING WIRELESS CONNECTIVITY™, POWERSTAR®, POLARIS™ TOTAL RADIO™ ULTIMATEBLUE™ AND FASTWAVE™ ARE TRADEMARKS OF RFMD, LLC. BLUETOOTH IS A TRADEMARK OWNED BY
BLUETOOTH SIG, INC., U.S.A. AND LICENSED FOR USE BY RFMD. ALL OTHER TRADE NAMES, TRADEMARKS AND REGISTERED TRADEMARKS ARE THE PROPERTY OF THEIR RESPECTIVE OWNERS. ©2006, RF MICRO DEVICES, INC.
PRELIMINARY DATA SHEET
APRIL 2008
EDS-106041 REV P01
7628 THORNDIKE ROAD, GREENSBORO, NC 27409-9421 · FOR SALES OR TECHNICAL
REV A1 DS071026 SUPPORT, CONTACT RFMD AT (+1) 336-678-5570 OR SALES-SUPPORT@RFMD.COM
14
STANDBY MODE
In STANDBY mode, the ML5805 transceiver is powered down. The only active circuits are the control interfaces, which
are static CMOS to minimize power consumption. The serial control interface and control registers remain powered up
and will accept and retain programming data as long as the VDD and VCCA are present.
RECEIVE MODE
In RECEIVE mode, the received signal at 5.8GHz is down converted, band pass filtered (IF filter), fed to the frequency-
to-voltage converter, and then low-pass filtered. The output of the low-pass filter is available at both the AOUT pin and
to the on-chip data slicer that produces NRZ digital data presented at the DOUT pin. An RSSI output voltage is also
provided.
TRANSMIT MODE
In TRANSMIT mode, the PLL loop is closed to eliminate frequency drift. A closed loop FSK modulator modulates both
the VCO and the fractional-N PLL. The VCO is directly modulated with filtered FSK transmit data. The PLL is driven by
a sigma-delta modulator, which ensures that the PLL follows the mean frequency of the modulated VCO.
CONTROL INTERFACE
There are two types of Input/output (I/O) signals to control and monitor the ML5805; Discrete I/O and Serial input.
Discrete I/O:
XCEN, RXON, SW_CTRL_P, SW_CTRL _N, DATASEL
Serial Control Bus: EN, DATA, CLK
The ML5805 transceiver is used in time division duplex (TDD) mode, where the transceivers at each end of a radio link
alternately transmit and receive. Prior to entering receive mode, the ML5805 goes through a ‘self-calibration’ sequence,
where the VCO, IF and data filters are frequency aligned. This occurs in the time period just before the PLL settles to
the LO frequency. These calibration cycles are triggered by logic transitions on the control interface. Figure 2a and 2b
show the normal operating cycle for the ML5805. Figure 2a shows the timing when register variable PAFIRST is set to
0, causing the switch control signals to change state before the PA is enabled. Figure 2b shows the timing when register
variable PAFIRST is set to 1, causing the switch control signals to change state after the PA is enabled.
RF CONTROL: XCEN, RXON, SW_CTRL
The XCEN pin enables/disables the ML5805 and places the device in either STANDBY or ACTIVE modes.
The RXON pin determines which active mode the ML5805 is in: RECEIVE or TRANSMIT.
SW_CTRL_P and SW_CTRL_N are complimentary CMOS outputs with 5mA drive capability that control an off-chip
T/R switch. They can directly drive PIN diodes. SW_CTRL_P outputs a logic high when RXON is asserted low and a
logic low at all other times. The time delays between RXON and SW_CTRL_P are programmable are shown in Figure 2
and Table 3. These outputs are inhibited when the PLL is not locked.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com