 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
9202 Datasheet(PDF) 152 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
9202 Datasheet(HTML) 152 Page - STMicroelectronics |
|
|
152 / 175 page  UPSD3254A, UPSD3254BV, UPSD3253B, UPSD3253BV 152/175 Table 114. External Program Memory AC Characteristics (with the 3V MCU Module) Note: 1. Conditions (in addition to those in Table 109, VCC = 3.0 to 3.6V): VSS = 0V; CL for Port 0, ALE and PSEN output is 100pF, for 5V devices, and 50pF for 3V devices; CL for other outputs is 80pF, for 5V devices, and 50pF for 3V devices) 2. Interfacing the uPSD325X devices to devices with float times up to 35ns is permissible. This limited bus contention does not cause any damage to Port 0 drivers. Table 115. External Clock Drive (with the 5V MCU Module) Note: 1. Conditions (in addition to those in Table 108, VCC = 4.5 to 5.5V): VSS = 0V; CL for Port 0, ALE and PSEN output is 100pF; CL for other outputs is 80pF Table 116. External Clock Drive (with the 3V MCU Module) Note: 1. Conditions (in addition to those in Table 109, VCC = 3.0 to 3.6V): VSS = 0V; CL for Port 0, ALE and PSEN output is 100pF, for 5V devices, and 50pF for 3V devices; CL for other outputs is 80pF, for 5V devices, and 50pF for 3V devices) Symbol Parameter(1) 24MHz Oscillator Variable Oscillator 1/tCLCL = 8 to 24MHz Unit Min Max Min Max tLHLL ALE pulse width 43 2tCLCL – 40 ns tAVLL Address set-up to ALE 17 tCLCL – 25 ns tLLAX Address hold after ALE 17 tCLCL – 25 ns tLLIV ALE Low to valid instruction in 80 4tCLCL – 87 ns tLLPL ALE to PSEN 22 tCLCL – 20 ns tPLPH PSEN pulse width 95 3tCLCL – 30 ns tPLIV PSEN to valid instruction in 60 3tCLCL – 65 ns tPXIX Input instruction hold after PSEN 00 ns tPXIZ (2) Input instruction float after PSEN 32 tCLCL – 10 ns tPXAV (2) Address valid after PSEN 37 tCLCL – 5 ns tAVIV Address to valid instruction in 148 5tCLCL – 60 ns tAZPL Address float to PSEN –10 –10 ns Symbol Parameter(1) 40MHz Oscillator Variable Oscillator 1/tCLCL = 24 to 40MHz Unit Min Max Min Max tRLRH Oscillator period 25 41.7 ns tWLWH High time 10 tCLCL – tCLCX ns tLLAX2 Low time 10 tCLCL – tCLCX ns tRHDX Rise time 10 ns tRHDX Fall time 10 ns Symbol Parameter(1) 24MHz Oscillator Variable Oscillator 1/tCLCL = 8 to 24MHz Unit Min Max Min Max tRLRH Oscillator period 41.7 125 ns tWLWH High time 12 tCLCL – tCLCX ns tLLAX2 Low time 12 tCLCL – tCLCX ns tRHDX Rise time 12 ns tRHDX Fall time 12 ns |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
