Electronic Components Datasheet Search
  English  ▼

X  

CY74FCT16646CTPVC Datasheet(PDF) 6 Page - Texas Instruments

Click here to check the latest version.
Part # CY74FCT16646CTPVC
Description  16-Bit Registered Transceivers
PDF  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

CY74FCT16646CTPVC Datasheet(HTML) 6 Page - Texas Instruments

  CY74FCT16646CTPVC Datasheet HTML 1Page - Texas Instruments CY74FCT16646CTPVC Datasheet HTML 2Page - Texas Instruments CY74FCT16646CTPVC Datasheet HTML 3Page - Texas Instruments CY74FCT16646CTPVC Datasheet HTML 4Page - Texas Instruments CY74FCT16646CTPVC Datasheet HTML 5Page - Texas Instruments CY74FCT16646CTPVC Datasheet HTML 6Page - Texas Instruments CY74FCT16646CTPVC Datasheet HTML 7Page - Texas Instruments CY74FCT16646CTPVC Datasheet HTML 8Page - Texas Instruments CY74FCT16646CTPVC Datasheet HTML 9Page - Texas Instruments  
Zoom Inzoom in Zoom Outzoom out
 6 / 9 page
background image
CY74FCT16646T
CY74FCT162646T
6
Switching Characteristics Over the Operating Range[15]
Parameter
Description
CY74FCT16646T
CY74FCT16646AT
CY74FCT162646AT
Unit
Min.
Max.
Min.
Max.
Fig. No.[16]
tPLH
tPHL
Propagation Delay
Bus to Bus
1.5
9.0
1.5
6.3
ns
1, 2
tPZH
tPZL
Output Enable Time
DIR or OE to Bus
1.5
14.0
1.5
9.8
ns
1, 7, 8
tPHZ
tPLZ
Output Disable Time
DIR or OE to Bus
1.5
9.0
1.5
6.3
ns
1, 7, 8
tPLH
tPHL
Propagation Delay
Clock to Bus
1.5
9.0
1.5
6.3
ns
1, 5
tPLH
tPHL
Propagation Delay
SBA or SAB to Bus
1.5
11.0
1.5
7.7
ns
1,5
tSU
Set-Up Time HIGH or
LOW Bus to Clock
2.0
—
2.0
—
ns
4
tH
Hold Time HIGH or
LOW Bus to Clock
1.5
—
1.5
—
ns
4
tW
Clock Pulse Width
HIGH or LOW
5.0
—
5.0
—
ns
6
tSK(O)
Output Skew[17]
—
0.5
—
0.5
ns
—
Parameter
Description
CY74FCT16646CT
CY74FCT162646CT
CY74FCT16646ET
CY74FCT162646ET
Unit
Min.
Max.
Min.
Max.
Fig. No.[16]
tPLH
tPHL
Propagation Delay
Bus to Bus
1.5
5.4
1.5
3.8
ns
1, 2
tPZH
tPZL
Output Enable Time
DIR or OE to Bus
1.5
7.8
1.5
4.8
ns
1, 7, 8
tPHZ
tPLZ
Output Disable Time
DIR or OE to Bus
1.5
6.3
1.5
4.0
ns
1, 7, 8
tPLH
tPHL
Propagation Delay
Clock to Bus
1.5
5.7
1.5
3.8
ns
1, 5
tPLH
tPHL
Propagation Delay
SBA or SAB to Bus
1.5
6.2
1.5
4.2
ns
1,5
tSU
Set-Up Time HIGH or
LOW Bus to Clock
2.0
—
2.0
—
ns
4
tH
Hold Time HIGH or
LOW Bus to Clock
1.5
—
0.0
—
ns
4
tW
Clock Pulse Width
HIGH or LOW
5.0
—
3.0
—
ns
6
tSK(O)
Output Skew[17]
—
0.5
—
0.5
ns
—
Notes:
15. Minimum limits are specified but not tested on Propagation Delays.
16. See “Parameter Measurement Information” in the General Information section.
17. Skew any two outputs of the same package switching in the same direction. This parameter is ensured by design.



Html Pages

1 2 3 4 5 6 7 8 9


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com