SN74LVC16374

16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP

WITH 3-STATE OUTPUTS

SCAS316B – NOVEMBER 1993 – REVISED JULY 1995

2

POST OFFICE BOX 655303

FUNCTION TABLE

(each flip-flop)

INPUTS

OUTPUT

OE

CLK

D

Q

L

↑

H

H

L

↑

LL

L

H or L

X

Q0

H

X

X

Z

logic diagram (positive logic)

1OE

2OE

48

47

1OE

1

1CLK

1D1

To Seven Other Channels

2

1Q1

C1

1D

25

36

2OE

24

2CLK

2D1

13

2Q1

C1

1D

To Seven Other Channels

1EN

1

48

1CLK

1D

47

1D1

46

1D2

44

1D3

43

1D4

1Q1

2

1Q2

3

1Q3

5

1Q4

6

1

41

1D5

40

1D6

38

1D7

37

1D8

1Q5

8

1Q6

9

1Q7

11

1Q8

12

2D

36

2D1

35

2D2

33

2D3

32

2D4

2Q1

13

2Q2

14

2Q3

16

2Q4

17

30

2D5

29

2D6

27

2D7

26

2D8

2Q5

19

2Q6

20

2Q7

22

2Q8

23

2

2EN

24

25

2CLK

C1

C2

† This symbol is in accordance with ANSI/IEEE Std 91-1984

and IEC Publication 617-12.