TCM4400 datasheet(21/64 Pages) TI

21 / 64 page

TCM4400E

GSM/DCS BASEBAND AND VOICE A/D

AND D/A RF INTERFACE CIRCUIT

SLWS082A – JULY 1999 – REVISED MARCH 2000

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION

downlink timing considerations

Figure 2 shows the timing diagram for downlink operation.

Timing control of the baseband downlink path is controlled by bits DLON (downlink on), BCAL (calibration) and

BENA (enable) when BDLON is active (see the topic, timing and interface

). BDLON controls the power up of

the baseband downlink path, BCAL controls the start and duration of the autocalibration sequence, and BENA

controls the beginning and the duration of data transmission to the DSP, using the DSP serial interface.

The power-down sequence is controlled with two bits, the first bit (BBDLW of PWDNRG1 register) determines

whether the baseband downlink path can be powered down with external GSM receive window activation

(BDLON); the second bit (BBDLPD of PWDNRG1 register) controls the activation of the baseband downlink

path. See the topic,

power-down functional description, for more details about power-down control.

tw3

tsu6

BDLON

BCAL

DATAOUT

tsu4

tsu5

th4

th5

BENA

tw4

Figure 2. Downlink Timing Sequence

TCM4400 Datasheet(PDF) 21 Page - Texas Instruments