THS1050

10-BIT 50 MSPS IF SAMPLING COMMUNICATIONS

ANALOG-TO-DIGITAL CONVERTER

SLAS278 – APRIL 2000

1

POST OFFICE BOX 655303

features

Output

applications

description

The THS1050 is a high speed low noise 10-bit

CMOS pipelined analog-to-digital converter. A

differential sample and hold minimizes even order

harmonics and allows for a high degree of

common mode rejection at the analog input. A

buffered analog input enables operation with a

constant analog input impedance, and prevents

transient voltage spikes from feeding backward to

the analog input source. Full temperature DNL

performance allows for industrial application with

the assurance of no missing codes. The typical

integral nonlinearity (INL) for the THS1050 is less

than one LSB. The superior INL curve of the THS1050 results in SFDR performance that is exceptional for a

10-bit analog-to-digital converter. The THS1050 can operate with either internal or external references. Internal

reference usage selection is accomplished simply by externally connecting reference output terminals to

reference input terminals.

AVAILABLE OPTIONS

PACKAGE

TA

48-TQFP

(PHP)

–40

°C to 85°C

THS1050I

0

°C to 70°C

THS1050C

Copyright

© 2000, Texas Instruments Incorporated

14 15

NC

NC

D0

D1

D2

D3

D4

D5

D6

D7

D8

D9

36

35

34

33

32

31

30

29

28

27

26

25

16

1

2

3

4

5

6

7

8

9

10

11

12

17 18 19 20

47 46 45 44 43

48

42

40 39 38

41

21 22 23 24

37

13

48 PHP PACKAGE

(TOP VIEW)

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.