TIBPAL22V10C, TIBPAL22V10AC, TIBPAL22V10AM

HIGH-PERFORMANCE IMPACT

™ PROGRAMMABLE ARRAY LOGIC CIRCUITS

SRPS024 – D2943, OCTOBER 1986 – REVISED MARCH 1992

POST OFFICE BOX 655303

Copyright

1

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

TIBPAL22V10AC . . . 25 ns Max

TIBPAL22V10AM . . . 30 ns Max

TIBPAL22V10C . . . 35 ns Max

and 10 Outputs

Per Output

Allows More Complex Functions to Be

Implemented

Registered or Combinational Operation,

Polarity, and Output Enable Control

Set and Asynchronous Reset Capability

Yield, and Unsurpassed Reliability Ensured

Using Ti-W Fuses

Utilizing Special Designed-In Test Features

Reliability

Ceramic Chip Carriers in Addition to Plastic

and Ceramic DIPs

AMPAL22V10 and AMPAL22V10A

description

The TIBPAL22V10 and TIBPAL22V10A are programmable array logic devices featuring high speed and

functional equivalency when compared to presently available devices. They are implemented with the familiar

sum-of-products (AND-OR) logic structure featuring the new concept “Programmable Output Logic Macrocell”.

These IMPACT

™ circuits combine the latest Advanced Low-Power Schottky technology with proven

titanium-tungsten fuses to provide reliable, high-performance substitutes for conventional TTL logic.

These devices contain up to 22 inputs and 10 outputs. They incorporate the unique capability of defining and

programming the architecture of each output on an individual basis. Outputs may be registered or nonregistered

and inverting or noninverting as shown in the output logic macrocell diagram. The ten potential outputs are

enabled through the use of individual product terms.

These devices are covered by U.S. Patent 4,410,987.

IMPACT is a trademark of Texas Instruments Incorporated.

1

2

3

4

5

6

7

8

9

10

11

12

24

23

22

21

20

19

18

17

16

15

14

13

CLK/I

I

I

I

I

I

I

I

I

I

I

GND

I/O/Q

I/O/Q

I/O/Q

I/O/Q

I/O/Q

I/O/Q

I/O/Q

I/O/Q

I/O/Q

I/O/Q

I

C SUFFIX . . . NT PACKAGE

M SUFFIX . . . JT PACKAGE

(TOP VIEW)

32 1 28 27

12 13

5

6

7

8

9

10

11

25

24

23

22

21

20

19

I/O/Q

I/O/Q

I/O/Q

NC

I/O/Q

I/O/Q

I/O/Q

I

I

I

NC

I

I

I

426

14 15 16 17 18

C SUFFIX . . . FN PACKAGE

M SUFFIX . . . FK PACKAGE

(TOP VIEW)

NC

Pin assignments in operating mode