Electronic Components Datasheet Search
  English  ▼

X  

TLC320AD81C Datasheet(PDF) 13 Page - Texas Instruments

Part # TLC320AD81C
Description  Stereo Audio Digital Equalizer DC
PDF  47 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TLC320AD81C Datasheet(HTML) 13 Page - Texas Instruments

Back Button TLC320AD81C Datasheet HTML 9Page - Texas Instruments TLC320AD81C Datasheet HTML 10Page - Texas Instruments TLC320AD81C Datasheet HTML 11Page - Texas Instruments TLC320AD81C Datasheet HTML 12Page - Texas Instruments TLC320AD81C Datasheet HTML 13Page - Texas Instruments TLC320AD81C Datasheet HTML 14Page - Texas Instruments TLC320AD81C Datasheet HTML 15Page - Texas Instruments TLC320AD81C Datasheet HTML 16Page - Texas Instruments TLC320AD81C Datasheet HTML 17Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 47 page
background image
2–1
2 Description
2.1
Serial Audio Interface
•
Programmable audio serial port
–I2S, left justified, and right justified
•
Dual input data channels (SDIN1 and SDIN2)
–
16-,18-, or 20-bit resolution (see section 6.1,
Audio Data)
•
Single output data channel (SDOUT)
–
16-,18-, or 20-bit resolution (see section 6.1,
Audio Data)
•
Accepts 32 fs or 64 fs (SCLK)†
•
I2C slave port
•
Two I2C programmable address pins (CS1 and CS2)
2.2
Audio Processing
•
Programmable multi band digital parametric EQ (updateable)
•
Programmable volume control (dynamically updateable)
•
Soft mute software controlled
•
Digital mixing of SDIN1 and SDIN2 with independent gain control
•
Programmable bass and treble tone control (dynamically updateable)
•
De-emphasis supported for CD applications at 44.1 kHz
2.3
Power Supply
•
Digital supply voltage – DVDD, DVSS of 3.3 V
•
Digital supply voltage – DVDD_DAC, DVSS_DAC of 3.3 V
•
Analog supply voltage – AVDD_PLL, AVSS_PLL of 3.3 V
•
Analog supply voltage – AVDD_DAC, AVSS_DAC of 5 V or 3.3 V
2.4
DAC
•
Stereo sigma-delta D/A converter
•
98-dB signal-to-noise ratio (SNR) typical
•
94-dB dynamic range typical
•
Soft mute hardware control pin
•
De-emphasis hardware control pin (44.1 kHz)
•
0.6 Vrms at AVDD = 3.3 V or 1 Vrms at AVDD = 5 V analog output
† 32 fs serial input mode is left justified 16 bit only



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com