MCP4531 datasheet(64/88 Pages) MICROCHIP

64 / 88 page

MCP453X/455X/463X/465X

DS22096A-page 64

8.2

Using Shutdown

Figure 8-3 shows a possible application circuit where

the independent terminals could be used. Disconnect-

ing the wiper allows the transistor input to be taken to

the Bias voltage level (disconnecting A and or B may be

desired to reduce system current). Disconnecting Ter-

minal A modifies the transistor input by the RBW rheo-

stat value to the Common B. Disconnecting Terminal B

modifies the transistor input by the RAW rheostat value

to the Common A. The Common A and Common B

connections could be connected to VDD and VSS.

FIGURE 8-3:

Example Application Circuit

using Terminal Disconnects.

8.3

Software Reset Sequence

At times it may become necessary to perform a Soft-

ware Reset Sequence to ensure the MCP45XX/46XX

device is in a correct and known I2C Interface state.

This technique only resets the I2C state machine.

This is useful if the MCP45XX/46XX device powers up

in an incorrect state (due to excessive bus noise, ...), or

if the Master Device is reset during communication.

Figure 8-4 shows the communication sequence to soft-

ware reset the device.

FIGURE 8-4:

Software Reset Sequence

Format.

The 1st Start bit will cause the device to reset from a

state in which it is expecting to receive data from the

Master Device. In this mode, the device is monitoring

the data bus in Receive mode and can detect the Start

bit forces an internal Reset.

The nine bits of ‘1’ are used to force a Reset of those

devices that could not be reset by the previous Start bit.

This occurs only if the MCP45XX/46XX is driving an A

bit on the I2C bus, or is in output mode (from a Read

command) and is driving a data bit of ‘0’ onto the I2C

bus. In both of these cases, the previous Start bit could

not be generated due to the MCP45XX/46XX holding

the bus low. By sending out nine ‘1’ bits, it is ensured

that the device will see a A bit (the Master Device does

not drive the I2C bus low to acknowledge the data sent

by the MCP45XX/46XX), which also forces the

MCP45XX/46XX to reset.

The 2nd Start bit is sent to address the rare possibility

of an erroneous write. This could occur if the Master

Device was reset while sending a Write command to

the MCP45XX/46XX, AND then as the Master Device

returns to normal operation and issues a Start condition

while the MCP45XX/46XX is issuing an Acknowledge.

In this case, if the 2nd Start bit is not sent (and the Stop

bit was sent) the MCP45XX/46XX could initiate a write

cycle.

The Stop bit terminates the current I2C bus activity. The

MCP45XX/46XX wait to detect the next Start condition.

This sequence does not effect any other I2C devices

which may be on the bus, as they should disregard this

as an invalid command.

Note:

This technique is documented in AN1028.

Balance

Bias

Input

To base

of Transistor

(or Amplifier)

Common B

Common A

Note:

The potential for this erroneous write

ONLY occurs if the Master Device is reset

while sending a Write command to the

MCP45XX/46XX.

‘1’

Start

bit

Nine bits of ‘1’

Start bit

Stop bit

MCP4531 Datasheet(PDF) 64 Page - Microchip Technology

MCP4531 Datasheet(HTML) 64 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

Datasheet Download

Link URL