 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
MCP3422 Datasheet(PDF) 27 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP3422 Datasheet(HTML) 27 Page - Microchip Technology |
|
|
27 / 58 page  © 2009 Microchip Technology Inc. DS22088C-page 27 MCP3422/3/4 TABLE 5-4: I2C SERIAL TIMING SPECIFICATIONS Electrical Specifications: Unless otherwise specified, all limits are specified for TA = -40 to +85°C, VDD = +2.7V to +5.0V, VSS = 0V, CHn+ = CHn- = VREF/2. Parameters Sym Min Typ Max Units Conditions Standard Mode (100 kHz) Clock frequency fSCL 0 — 100 kHz Clock high time THIGH 4000 — — ns Clock low time TLOW 4700 — — ns SDA and SCL rise time TR — — 1000 ns From VIL to VIH (Note 1) SDA and SCL fall time TF — — 300 ns From VIH to VIL (Note 1) START condition hold time THD:STA 4000 — — ns After this period, the first clock pulse is generated. START (Repeated) condition setup time TSU:STA 4700 — — ns Data hold time THD:DAT 0 — 3450 ns (Note 3) Data input setup time TSU:DAT 250 — — ns STOP condition setup time TSU:STO 4000 — — ns Output valid from clock TAA 0 — 3750 ns (Note 2, Note 3) Bus free time TBUF 4700 — — ns Time between START and STOP conditions. Fast Mode (400 kHz) Clock frequency TSCL 0 — 400 kHz Clock high time THIGH 600 — — ns Clock low time TLOW 1300 — — ns SDA and SCL rise time TR 20 + 0.1Cb — 300 ns From VIL to VIH (Note 1) SDA and SCL fall time TF 20 + 0.1Cb — 300 ns From VIH to VIL (Note 1) START condition hold time THD:STA 600 — — ns After this period, the first clock pulse is generated START (Repeated) condition setup time TSU:STA 600 — — ns Data hold time THD:DAT 0 — 900 ns (Note 4) Data input setup time TSU:DAT 100 — — ns STOP condition setup time TSU:STO 600 — — ns Output valid from clock TAA 0 — 1200 ns (Note 2, Note 3) Bus free time TBUF 1300 — — ns Time between START and STOP conditions. Note 1: This parameter is ensured by characterization and not 100% tested. 2: This specification is not a part of the I2C specification. This specification is equivalent to the Data Hold Time (THD:DAT) plus SDA Fall (or rise) time: TAA = THD:DAT + TF (OR TR). 3: If this parameter is too short, it can create an unintended Start or Stop condition to other devices on the bus line. If this parameter is too long, Clock Low time (TLOW) can be affected. 4: For Data Input: If this parameter is too long, the Data Input Setup (TSU:DAT) or Clock Low time (TLOW) can be affected. For Data Output: This parameter is characterized, and tested indirectly by testing TAA parameter. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
