Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

25LC040A Datasheet(PDF) 13 Page - Microchip Technology

Part # 25LC040A
Description  1K-4K SPI Serial EEPROM High Temp Family Data Sheet
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

25LC040A Datasheet(HTML) 13 Page - Microchip Technology

Back Button 25LC040A Datasheet HTML 9Page - Microchip Technology 25LC040A Datasheet HTML 10Page - Microchip Technology 25LC040A Datasheet HTML 11Page - Microchip Technology 25LC040A Datasheet HTML 12Page - Microchip Technology 25LC040A Datasheet HTML 13Page - Microchip Technology 25LC040A Datasheet HTML 14Page - Microchip Technology 25LC040A Datasheet HTML 15Page - Microchip Technology 25LC040A Datasheet HTML 16Page - Microchip Technology 25LC040A Datasheet HTML 17Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 24 page
background image
© 2009 Microchip Technology Inc.
Preliminary
DS22136B-page 13
25LCXXXA
3.6
Write Status Register Instruction
(WRSR)
The Write Status Register instruction (WRSR) allows the
user to write to the nonvolatile bits in the STATUS
register as shown in Table 3-2. The user is able to
select one of four levels of protection for the array by
writing to the appropriate bits in the STATUS register.
The array is divided up into four segments. The user
has the ability to write-protect none, one, two or all four
of the segments of the array. The partitioning is
controlled as shown in Table 3-3.
See Figure 3-6 for the WRSR timing sequence.
TABLE 3-3:
ARRAY PROTECTION
TABLE 3-4:
ARRAY PROTECTED ADDRESS LOCATIONS
FIGURE 3-7:
WRITE STATUS REGISTER TIMING SEQUENCE (WRSR)
BP1
BP0
Array Addresses
Write-Protected
Array Addresses
Unprotected
00
None
All
01
Upper 1/4
Lower 3/4
10
Upper 1/2
Lower 1/2
11
All
None
Density
Upper 1/4
Upper 1/2
All
1K
60h - 7Fh
40h - 7Fh
00h - 7Fh
2K
C0h - FFh
80h - FFh
00h - FFh
4K
180h - 1FFh
100h - 1FFh
000h - 1FFh
SO
SI
CS
9
1011
12131415
0
1
0
0
0
0
00
76
5
4
21
0
Instruction
Data to STATUS Register
High-Impedance
SCK
0
2
34
56
7
1
8
3
Note:
An internal write cycle (TWC) is initiated on the rising edge of CS after a valid write STATUS register
sequence.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com