Electronic Components Datasheet Search
  English  ▼

X  

ACT8828 Datasheet(PDF) 14 Page - Active-Semi, Inc

Part # ACT8828
Description  Six Channel ActivePathTM Power Management IC
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ACTIVE-SEMI [Active-Semi, Inc]
Direct Link  http://www.active-semi.com
Logo ACTIVE-SEMI - Active-Semi, Inc

ACT8828 Datasheet(HTML) 14 Page - Active-Semi, Inc

Back Button ACT8828 Datasheet HTML 10Page - Active-Semi, Inc ACT8828 Datasheet HTML 11Page - Active-Semi, Inc ACT8828 Datasheet HTML 12Page - Active-Semi, Inc ACT8828 Datasheet HTML 13Page - Active-Semi, Inc ACT8828 Datasheet HTML 14Page - Active-Semi, Inc ACT8828 Datasheet HTML 15Page - Active-Semi, Inc ACT8828 Datasheet HTML 16Page - Active-Semi, Inc ACT8828 Datasheet HTML 17Page - Active-Semi, Inc ACT8828 Datasheet HTML 18Page - Active-Semi, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 49 page
background image
SYSTEM MANAGEMENT
ACT8828
Rev 3, 24-Sep-09
Active-Semi
Innovative Power
TM
- 14 -
www.active-semi.com
Copyright © 2009 Active-Semi, Inc.
ActivePMU
TM and ActivePathTM are trademarks of Active-Semi.
I
2CTM is a trademark of Philips Electronics.
Thermal Shutdown
The
ACT8828
integrates
thermal
shutdown
protection circuitry to prevent damage resulting
from excessive thermal stress, as may be
encountered under fault conditions. This circuitry
disables all regulators if the ACT8828 die
temperature exceeds 160°C, and prevents the
regulators from being enabled until the IC
temperature drops by 20°C (typ).
Control Sequence
Sequence A
The ACT8828QJ1## features a flexible enable
architecture that allows it to support a variety of
push-button enable/disable schemes. Although
other startup routines are possible, a typical startup
and shutdown process proceeds as shown in
Figure 3.
System startup is initiated whenever the following
conditions occurs:
1) nPBIN is pushed low via 100kΩ resistance,
When condition exists, the ACT8828QJ1## begins
its system startup procedure by enabling REG1.
When REG1 reaches regulation, REG2 and REG3
are enable, and nRSTO is asserted low, holding the
microprocessor in reset for a user selectable reset
period of 260ms. If VOUT1 is within 6% of its
regulation voltage when the reset timer expires, the
nRSTO is de-asserted, and the microprocessor can
begin its power-up sequence. Once the power-up
routine is successfully completed, the system
remains enabled after the push-button is released
as long as the microprocessor asserts any one of
ON1, ON2, ON3, or ON4. ON1, ON2, ON3, or ON4
enable REG1, REG2, REG3 and REG4 separately,
but any one of them can enable ACT8828QJ1##.
This
start-up
procedure
requires
that
the
pushbutton be held until the microprocessor
assumes control (by asserting any one of ON1,
ON2, ON3, and ON4), providing protection against
inadvertent
momentary
assertions
of
the
pushbutton. If desired, longer “push-and-hold” times
can be easily implemented by simply adding an
additional time delay before asserting ON1, ON2,
ON3, or ON4. If the microprocessor is unable to
complete its power-up routine successfully before
the
user
lets
go
of
the
push-button,
the
ACT8828QJ1## automatically shuts itself down.
This
start-up
procedure
requires
that
the
pushbutton be held until the microprocessor
assumes control (by asserting any one of ON1,
ON2, ON3, and ON4), providing protection against
inadvertent
momentary
assertions
of
the
pushbutton. If desired, longer “push-and-hold” times
can be easily implemented by simply adding an
additional time delay before asserting ON1, ON2,
ON3, or ON4. If the microprocessor is unable to
complete its power-up routine successfully before
the
user
lets
go
of
the
push-button,
the
ACT8828QJ1## automatically shuts itself down.
Once a successful power-up routine is completed, a
shutdown process may be initiated by asserting
nPBIN a second time, typically as the result of
pressing the push-button. Although the shutdown
process is completely software-controlled, a typical
shutdown sequence proceeds as follows: The
second assertion of nPBIN asserts nPBIN and
interrupts the microprocessor, which then initiates
an interrupt service routine to reveal that nPBIN has
been asserted. The microprocessor disables each
regulator according to the sequencing requirements
of the system, then the system will finally be
disabled when ON1, ON2, ON3, and ON4 have
been de-asserted.
Figure 3:
Sequence A
Sequence B
The ACT8828QJ2## features a flexible enable
architecture that allows it to support a variety of
push-button enable/disable schemes. Although
other startup routines are possible, a typical startup
FUNCTIONAL DESCRIPTION CONT’D
94% of VOUT1
nPBIN
System Enable
OUT1
Enable Qualification
OUT2, OUT3
~100ms
First Push
Button
Assert
Power-Hold
Second Push
Button
Release
Button
System
Shutdown
OUT4
260ms
ON1, ON2, ON3, ON4
nRSTO
nIRQ



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com