Electronic Components Datasheet Search
  English  ▼

X  

AD6657BBCZ Datasheet(PDF) 23 Page - Analog Devices

Part # AD6657BBCZ
Description  Quad IF Receiver
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD6657BBCZ Datasheet(HTML) 23 Page - Analog Devices

Back Button AD6657BBCZ Datasheet HTML 19Page - Analog Devices AD6657BBCZ Datasheet HTML 20Page - Analog Devices AD6657BBCZ Datasheet HTML 21Page - Analog Devices AD6657BBCZ Datasheet HTML 22Page - Analog Devices AD6657BBCZ Datasheet HTML 23Page - Analog Devices AD6657BBCZ Datasheet HTML 24Page - Analog Devices AD6657BBCZ Datasheet HTML 25Page - Analog Devices AD6657BBCZ Datasheet HTML 26Page - Analog Devices AD6657BBCZ Datasheet HTML 27Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 32 page
background image
AD6657
Rev. 0 | Page 23 of 32
Figure 48 to Figure 50 show the typical spectrum that can be
expected from the AD6657 in the 33% BW mode for three
different tuning words.
020
40
60
90
10
30
50
80
70
0
–20
–40
–60
–80
–100
FREQUENCY (MHz)
fS = 184.32MSPS
fIN = 140MHz @ –1.6dBFS
NSR 33% BW MODE, TW = 5
SNR = 71dB (72.5dBFS) (IN-BAND)
SFDR = 92.5dBc (IN-BAND)
–120
Figure 48. 33% BW Mode, Tuning Word = 5
020
40
60
90
10
30
50
80
70
0
–20
–40
–60
–80
–100
–120
FREQUENCY (MHz)
fS = 184.32MSPS
fIN = 140MHz @ –1.6dBFS
NSR 33% BW MODE, TW = 17
SNR = 71.2dB (72.8dBFS) (IN-BAND)
SFDR = 93.7dBc (IN-BAND)
Figure 49. 33% BW Mode, Tuning Word = 17 (fS/4 Tuning)
020
40
60
90
10
30
50
80
70
0
–20
–40
–60
–80
–100
–120
FREQUENCY (MHz)
fS = 184.32MSPS
fIN = 140MHz @ –1.6dBFS
NSR 33% BW MODE, TW = 27
SNR = 71dB (72.5dBFS) (IN-BAND)
SFDR = 93dBc (IN-BAND)
Figure 50. 33% BW Mode, Tuning Word = 27
MODE PIN
The MODE pin input allows convenient control of the NSR
feature. A logic low enables NSR mode and a logic high sets the
receiver to straight 11-bit mode with NSR disabled. By default,
the MODE pin is pulled high internally to disable the NSR.
Each channel can be individually configured to ignore the
MODE pin state by writing to Bit 4 of the NSR control register
at Address 0x3C. Use of the NSR control register in conjunction
with the MODE pin allows for very flexible control of the NSR
feature on a per-channel basis.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com