ATmega128 datasheet(290/386 Pages) ATMEL

290 / 386 page

290

2467S–AVR–07/09

ATmega128

Parallel

Programming

Parameters, Pin

Mapping, and

Commands

This section describes how to parallel program and verify Flash Program memory, EEPROM

Data memory, Memory Lock bits, and Fuse bits in the ATmega128. Pulses are assumed to be at

least 250 ns unless otherwise noted.

Signal Names

In this section, some pins of the ATmega128 are referenced by signal names describing their

functionality during parallel programming, see Figure 135 and Table 120. Pins not described in

the following table are referenced by pin names.

The XA1/XA0 pins determine the action executed when the XTAL1 pin is given a positive pulse.

The bit coding is shown in Table 122.

When pulsing WR or OE, the command loaded determines the action executed. The different

Commands are shown in Table 123.

Figure 135. Parallel Programming

Table 120. Pin Name Mapping

Signal Name in

Programming Mode

Pin Name

I/O

Function

RDY/BSY

PD1

0: Device is busy programming, 1: Device is ready

for new command

PD2

Output Enable (Active low)

PD3

Write Pulse (Active low)

BS1

PD4

Byte Select 1 (“0” selects low byte, “1” selects high

byte)

XA0

PD5

XTAL Action Bit 0

VCC

+5V

GND

XTAL1

PD1

PD2

PD3

PD4

PD5

PD6

PB7 - PB0

DATA

RESET

PD7

+12 V

BS1

XA0

XA1

RDY/BSY

PAGEL

PA0

BS2

AVCC

+5V

ATmega128 Datasheet(PDF) 290 Page - ATMEL Corporation

ATmega128 Datasheet(HTML) 290 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL