Electronic Components Datasheet Search
  English  ▼

X  

ICS1893 Datasheet(PDF) 117 Page - Integrated Circuit Systems

Part # ICS1893
Description  3.3-V 10Base-T/100Base-TX Integrated PHYceiver?
PDF  152 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ICST [Integrated Circuit Systems]
Direct Link  http://www.icst.com
Logo ICST - Integrated Circuit Systems

ICS1893 Datasheet(HTML) 117 Page - Integrated Circuit Systems

Back Button ICS1893 Datasheet HTML 113Page - Integrated Circuit Systems ICS1893 Datasheet HTML 114Page - Integrated Circuit Systems ICS1893 Datasheet HTML 115Page - Integrated Circuit Systems ICS1893 Datasheet HTML 116Page - Integrated Circuit Systems ICS1893 Datasheet HTML 117Page - Integrated Circuit Systems ICS1893 Datasheet HTML 118Page - Integrated Circuit Systems ICS1893 Datasheet HTML 119Page - Integrated Circuit Systems ICS1893 Datasheet HTML 120Page - Integrated Circuit Systems ICS1893 Datasheet HTML 121Page - Integrated Circuit Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 117 / 152 page
background image
Chapter 9
Pin Diagram, Listings, and Descriptions
ICS1893 Rev C 6/6/00
June, 2000
117
ICS1893 - Release
Copyright © 2000, Integrated Circuit Systems, Inc.
All rights reserved.
RXCLK
SRCLK
38
Output
(Symbol) Receive Clock.
In Symbol Mode, the ICS1893 sources an SRCLK to a
MAC/repeater. The SRCLK synchronizes the signals on the
SRD[4:0] pins between the ICS1893 and the MAC/repeater.
The following table contrasts the SRCLK behavior when the
mode for the ICS1893 is either 10Base-T or 100Base-TX.
Note: The signal on the SRCLK pin is conditioned by the
RXTRI pin.
Table 9-6.
MAC/Repeater Interface Pins: 100M Symbol Interface (Continued)
MII Pin
Name
100M
Symbol
Pin
Name
Pin
No.
Pin
Type
Pin Description
10Base-T
100Base-TX
The SRCLK frequency is
2.5 MHz.
The SRCLK frequency is
25 MHz.
The ICS1893 generates its
SRCLK from the MDI data
stream using a digital PLL.
When the MDI data stream
terminates the PLL
continues to operate,
synchronously referenced
to the last packet received.
The ICS1893 generates its
SRCLK from the MDI data
stream while there is a
valid link (that is, either
data or IDLEs). In the
absence of a link, the
ICS1893 uses the REF_IN
clock to generate the
SRCLK.
The ICS1893 switches
between clock sources
during the period between
when its SCRS is asserted
and prior to its RXDV being
asserted. While the
ICS1893 is locking onto
the incoming data stream,
a clock phase change of
up to 360 degrees can
occur.
While the ICS1893 is
bringing up a link, a clock
phase change of up to 360
degrees can occur.
The RXCLK aligns once
per packet.
The RXCLK aligns once,
when the link is being
established.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com