R8C3GA datasheet(34/56 Pages) RENESAS

34 / 56 page

R8C/3GA Group

5. Electrical Characteristics

REJ03B0235-0110 Rev.1.10 Sep. 10, 2009

Page 34 of 53

Notes:

The measurement condition is VCC = 1.8 V to 5.5 V and Topr =

−20 to 85°C (N version) / −40 to 85°C (D version).

The voltage detection level varies with detection targets. Select the level with the VCA24 bit in the VCA2 register.

Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.

Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2

Notes:

The measurement condition is Topr =

−20 to 85°C (N version) / −40 to 85°C (D version), unless otherwise specified.

To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.

Figure 5.3

Power-on Reset Circuit Electrical Characteristics

Table 5.11

Voltage Detection 2 Circuit Electrical Characteristics

Symbol

Parameter

Condition

Standard

Unit

Min.

Typ.

Max.

Vdet2

Voltage detection level Vdet2_0 (2)

At the falling of VCC

3.70

4.00

4.30

Voltage detection level Vdet2_EXT (2)

At the falling of LVCMP2

1.20

1.34

1.48

−

Hysteresis width at the rising of VCC in voltage detection

2 circuit

−

0.10

−

Voltage detection 2 circuit response time (3)

At the falling of VCC from

5 V to (Vdet2_0

− 0.1) V

−

150

µs

−

Voltage detection circuit self power consumption

VCA27 = 1, VCC = 5.0 V

−

1.7

−µA

td(E-A)

Waiting time until voltage detection circuit operation

starts (4)

−−

100

µs

Table 5.12

Power-on Reset Circuit (2)

Symbol

Parameter

Condition

Standard

Unit

Min.

Typ.

Max.

trth

External power VCC rise gradient

−

50000

mV/msec

Notes:

1. Vdet0 indicates the voltage detection level of the voltage detection 0 circuit. Refer to 6. Voltage Detection

Circuit of Hardware Manual (REJ09B0472) for details.

2. tw(por) indicates the duration the external power VCC must be held below the valid voltage (0.5 V) to enable

a power-on reset. When turning on the power after it falls with voltage monitor 0 reset disabled, maintain

tw(por) for 1 ms or more.

Vdet0 (1)

0.5 V

Internal

reset signal

tw(por) (2)

Voltage detection 0

circuit response time

Vdet0 (1)

fOCO-S

× 32

fOCO-S

× 32

External

Power VCC

trth

R8C3GA Datasheet(PDF) 34 Page - Renesas Technology Corp

R8C3GA Datasheet(HTML) 34 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Datasheet Download

Link URL