Electronic Components Datasheet Search
  English  ▼

X  

ATtiny13A Datasheet(PDF) 106 Page - ATMEL Corporation

Part # ATtiny13A
Description  8-bit Microcontroller with 1K Bytes In-System Programmable Flash
PDF  174 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

ATtiny13A Datasheet(HTML) 106 Page - ATMEL Corporation

Back Button ATtiny13A Datasheet HTML 102Page - ATMEL Corporation ATtiny13A Datasheet HTML 103Page - ATMEL Corporation ATtiny13A Datasheet HTML 104Page - ATMEL Corporation ATtiny13A Datasheet HTML 105Page - ATMEL Corporation ATtiny13A Datasheet HTML 106Page - ATMEL Corporation ATtiny13A Datasheet HTML 107Page - ATMEL Corporation ATtiny13A Datasheet HTML 108Page - ATMEL Corporation ATtiny13A Datasheet HTML 109Page - ATMEL Corporation ATtiny13A Datasheet HTML 110Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 106 / 174 page
background image
106
8126D–AVR–11/09
ATtiny13A
17.6 Serial Programming
Both the Flash and EEPROM memory arrays can be programmed using the serial SPI bus while
RESET is pulled to GND. The serial interface consists of pins SCK, MOSI (input) and MISO (out-
put). See Figure 17-1.
Figure 17-1. Serial Programming and Verify
Note:
If clocked by internal oscillator there is no need to connect a clock source to the CLKI pin.
After RESET is set low, the Programming Enable instruction needs to be executed first before
program/erase operations can be executed.
Note:
In Table 17-7 above, the pin mapping for SPI programming is listed. Not all parts use the SPI pins
dedicated for the internal SPI interface.
When programming the EEPROM, an auto-erase cycle is built into the self-timed programming
operation (in the Serial mode ONLY) and there is no need to first execute the Chip Erase
instruction. The Chip Erase operation turns the content of every memory location in both the
Program and EEPROM arrays into 0xFF.
Depending on CKSEL fuses, a valid clock must be present. The minimum low and high periods
for the serial clock (SCK) input are defined as follows:
Low: > 2 CPU clock cycles for fck < 12 MHz, 3 CPU clock cycles for fck >= 12 MHz
High: > 2 CPU clock cycles for fck < 12 MHz, 3 CPU clock cycles for fck >= 12 MHz
Table 17-7.
Pin Mapping Serial Programming
Symbol
Pins
I/O
Description
MOSI
PB0
I
Serial Data in
MISO
PB1
O
Serial Data out
SCK
PB2
I
Serial Clock
VCC
GND
SCK
MISO
MOSI
RESET
+1.8 - 5.5V
PB0
PB1
PB2
PB5



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com