Electronic Components Datasheet Search
  English  ▼

X  

HT82V38 Datasheet(PDF) 4 Page - Holtek Semiconductor Inc

Part # HT82V38
Description  16-Bit CCD/CIS Analog Signal Processor
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HOLTEK [Holtek Semiconductor Inc]
Direct Link  http://www.holtek.com
Logo HOLTEK - Holtek Semiconductor Inc

HT82V38 Datasheet(HTML) 4 Page - Holtek Semiconductor Inc

  HT82V38 Datasheet HTML 1Page - Holtek Semiconductor Inc HT82V38 Datasheet HTML 2Page - Holtek Semiconductor Inc HT82V38 Datasheet HTML 3Page - Holtek Semiconductor Inc HT82V38 Datasheet HTML 4Page - Holtek Semiconductor Inc HT82V38 Datasheet HTML 5Page - Holtek Semiconductor Inc HT82V38 Datasheet HTML 6Page - Holtek Semiconductor Inc HT82V38 Datasheet HTML 7Page - Holtek Semiconductor Inc HT82V38 Datasheet HTML 8Page - Holtek Semiconductor Inc HT82V38 Datasheet HTML 9Page - Holtek Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 16 page
background image
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Unit
VDD
Conditions
Analog Inputs
RFS
Full-scale Input Range
¾¾
¾
1.6/2.0
¾
V
Vi
Input Limits
¾¾
AVSS-0.3
¾
AVDD+0.3
V
Ci
Input Capacitance
¾¾
¾
10
¾
pF
Ii
Input Current
¾¾
¾
10
¾mA
Amplifiers
PGA Gain at Minimum
¾¾
¾
1
¾
V/V
PGA Gain at Maximum
¾¾
¾
5.85
¾
V/V
PGA Gain Resolution
¾¾
¾
6
¾
Bits
Programmable Offset at Minimum
¾¾
¾
-250
¾
mV
Programmable Offset at Maximum
¾¾
¾
250
¾
mV
Offset Resolution
¾¾
¾
9
¾
Bits
Clamp DAC Circuit
tA
Clamp DAC resolution
¾¾
¾
4
¾
Bits
Clamp DAC output voltage at code 0
¾
0.45
¾
V
Clamp DAC output voltage at code F
¾
2.7
¾
V
Clamp DAC Step size
¾
0.15
¾
V/Step
Clamp DAC deviation (AVDD=3.300V)
-50
¾
50
mV
Temperature Range
tA
Operating
¾¾
0
¾
70
°C
Power Consumption
Ptot
Total Power Consumption
¾¾
¾
300
¾
mW
Timing Specification
AVDD=DRVDD=3.3V, AVSS=DRVSS=0V, Ta=25
°C, ADCCLK=30MHz unless otherwise stated
Symbol
Parameter
Min.
Typ.
Max.
Unit
Clock Parameters
tPRA
3-Channel Pixel Rate
100
¾¾
ns
tPRB
2-Channel Pixel Rate
66
¾¾
ns
tPRC
1-Channel Pixel Rate
50
¾¾
ns
tADCLK
ADCCLK Pulse Width
16
¾¾
ns
tC1
CDSCLK1 Pulse Width
10
¾¾
ns
tC2
CDSCLK2 Pulse Width
10
¾¾
ns
tC1C2
CDSCLK1 Falling to CDSCLK2 Rising
0
¾¾
ns
tADC2
ADCCLK Falling to CDSCLK2 Rising
2
¾¾
ns
tC2ADR
CDSCLK2 Rising to ADCCLK Rising
2
¾¾
ns
tC2ADF
CDSCLK2 Falling to ADCCLK Falling
20
¾¾
ns
tADC1
ADCCLK Falling to CDSCLK1 Rising
0
¾¾
ns
tAD
Aperture Delay for CDS Clocks
¾
3
¾
ns
HT82V38
Rev. 1.00
4
July 23, 2009



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com