| Electronic Components Datasheet Search |
|
TA2125AF Datasheet(PDF) 3 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TA2125AF Datasheet(HTML) 3 Page - Toshiba Semiconductor |
|
3 / 7 page ![]() TA2125AF 2002-02-12 3 Precaution Use (4ch BTL) · Input stage Minimum input DC voltage range for buffer is 0.2 V · Driver stage Each channel driver consists of BTL configuration linear amplifier. Voltage gain is fixed: Gv = 15.2dB · VCIN terminal VCIN is reference voltage terminal for input signal · GND Pin 8~10 and Pin 27~29 are connected to FIN through inner lead frame. Each FIN are not connected each other also. The heat of power dissipation is transferred to PCB, through PW-GND Pin. PW GND is connected to substrate of Pellet to connected copper foil area as large as possible. · VCC1/VCC2 Pin 14 and pin 23 are not connected through AL layer on chip. (H-Bridge) · VR/VM terminal VR terminal is control for H-brige dynamic range. I36 = 30 mA (Brake Mode) VM terminal is VCC terminal for H-Bridge. · STBY/REG STBY STBY is standby control terminal for 4ch BTL. REG STBY is standby control terminal for regulator. Maximum Ratings (Ta ==== 25°C) Characteristics Symbol Rating Unit Supply voltage VCC 12 V Power dissipation PD 1.7 W Operating temperature Topr -35~85 °C Storage temperature Tstg -55~150 °C |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |