Electronic Components Datasheet Search
  English  ▼

X  

DM9008 Datasheet(PDF) 21 Page - Davicom Semiconductor, Inc.

Part # DM9008
Description  ISA/Plug & Play Super Ethernet Contoller
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DAVICOM [Davicom Semiconductor, Inc.]
Direct Link  http://www.davicom.com.tw
Logo DAVICOM - Davicom Semiconductor, Inc.

DM9008 Datasheet(HTML) 21 Page - Davicom Semiconductor, Inc.

Back Button DM9008 Datasheet HTML 17Page - Davicom Semiconductor, Inc. DM9008 Datasheet HTML 18Page - Davicom Semiconductor, Inc. DM9008 Datasheet HTML 19Page - Davicom Semiconductor, Inc. DM9008 Datasheet HTML 20Page - Davicom Semiconductor, Inc. DM9008 Datasheet HTML 21Page - Davicom Semiconductor, Inc. DM9008 Datasheet HTML 22Page - Davicom Semiconductor, Inc. DM9008 Datasheet HTML 23Page - Davicom Semiconductor, Inc. DM9008 Datasheet HTML 24Page - Davicom Semiconductor, Inc. DM9008 Datasheet HTML 25Page - Davicom Semiconductor, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 68 page
background image
DM9008
ISA/Plug & Play Super Ethernet Contoller
Final
21
Version: DM9008-DS-F02
November 30, 2000
Interrupt Mask Register (IMR)
The Interrupt Mask Register is used to mask interrupts. Each
interrupt mask bit corresponds to a bit in the Interrupt Status
Register (ISR). If an interrupt mask bit is set, an interrupt will be
issued whenever the corresponding bit in the ISR is set. If any
bit in the IMR is set low, an interrupt will not occur when the bit
in the ISR is set. The IMR powers up all zeroes.
7
6
5
4
3
2
1
0
--
RDCE
CNTE
OVWE
TXEE
RXEE
PTXE
PRXE
Bit
Symbol
Description
D0
PRXE
PACKET RECEIVED INTERRUPT ENABLE
Enables interrupt when packet is received
D1
PTXE
PACKET TRANSMITTED INTERRUPT ENABLE
Enables interrupt when packet is transmitted
D2
RXEE
RECEIVE ERROR INTERRUPT ENABLE
Enables interrupt when packet is received with error
D3
TXEE
TRANSMIT ERROR INTERRUPT ENABLE
Enables interrupt when packet transmission results in error
D4
OVWE
OVERWRITE WARNING INTERRUPT ENABLE
Enables interrupt when Buffer Management Logic lacks sufficient buffers to store
incoming packet
D5
CNTE
COUNTER OVERFLOW INTERRUPT ENABLE
Enables interrupt when MSB of one or more of the Network Tally counters has been set
D6
RDCE
DMA COMPLETE INTERRUPT ENABLE
Enables interrupt when Remote DMA transfer has been completed
D7
--
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com