Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

STM32F100X4 Datasheet(PDF) 50 Page - STMicroelectronics

Part # STM32F100X4
Description  Low & medium-density value line, advanced ARM-based 32-bit MCU Low & medium-density value line, advanced ARM-based 32-bit MCU
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F100X4 Datasheet(HTML) 50 Page - STMicroelectronics

Back Button STM32F100X4 Datasheet HTML 46Page - STMicroelectronics STM32F100X4 Datasheet HTML 47Page - STMicroelectronics STM32F100X4 Datasheet HTML 48Page - STMicroelectronics STM32F100X4 Datasheet HTML 49Page - STMicroelectronics STM32F100X4 Datasheet HTML 50Page - STMicroelectronics STM32F100X4 Datasheet HTML 51Page - STMicroelectronics STM32F100X4 Datasheet HTML 52Page - STMicroelectronics STM32F100X4 Datasheet HTML 53Page - STMicroelectronics STM32F100X4 Datasheet HTML 54Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 50 / 84 page
background image
Electrical characteristics
STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB
50/84
Doc ID 16455 Rev 2
5.3.8
PLL characteristics
The parameters given in Table 26 are derived from tests performed under the ambient
temperature and VDD supply voltage conditions summarized in Table 8.
tWUSTOP
(1)
Wakeup from Stop mode (regulator in run mode)
3.6
µs
Wakeup from Stop mode (regulator in low-power mode)
5.4
tWUSTDBY
(1)
Wakeup from Standby mode
50
µs
1.
The wakeup times are measured from the wakeup event to the point at which the user application code
reads the first instruction.
Table 25.
Low-power mode wakeup timings (continued)
Symbol
Parameter
Typ
Unit
Table 26.
PLL characteristics
Symbol
Parameter
Value
Unit
Min(1)
Typ
Max(1)
1.
Based on device characterization, not tested in production.
fPLL_IN
PLL input clock(2)
2.
Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with
the range defined by fPLL_OUT.
18.0
24
MHz
PLL input clock duty cycle
40
60
%
fPLL_OUT
PLL multiplier output clock
16
24
MHz
tLOCK
PLL lock time
200
µs
Jitter
Cycle-to-cycle jitter
300
ps



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com