PixArt Imaging Inc.

PAS109B

CMOS Image Sensor IC

All rights strictly reserved any portion in this paper shall not be reproduced, copied or transformed to any other forms without permission.

7

PixArt Imaging Inc.

V1.1, Mar. 2002

Fig 5.2

Valid Data

5.2 Data Transfer Format

5.2.1 Master transmits data to slave (write cycle)

S : Start

A : Acknowledge by slave

P : Stop

RW : The LSB of 1

RW=1 read cycle, RW=0 write cycle.

SUBADDRESS : The address values of PAS109B internal control registers

(Please refer to PAS109B register description)

During write cycle, the master generates start condition and then places the 1

slave address (7 bits) with a read/write control bit to SDA line. After slave(PAS109B) issues acknowledgment,

the master places 2

master places the 8 bits data on SDA line and transmit to PAS109B control register (address was assigned by

2

cycle. In the condition of multi-byte write, the PAS109B sub-address is automatically increment after each

DATA byte transferred. The data and A cycles is repeat until last byte write. Every control registers value

inside PAS109B can be programming via this way. (Please refer to Fig 5.3.)

S

SLAVE ID (7 BIT)

RW

A

SUBADDRESS (8 BIT)

A

DATA

P

A

1ST BYTE

2ND BYTE

n BYTEs + A

MSB

LSB=0

A

DATA

DATA

STABLE

DATA

CHANGE

ALLOWED

SDA

SCL