PAS6311LT Specification

All rights strictly reserved any portion in this paper shall not be reproduced, copied or transformed to any other forms without permission

.

10

PixArt Imaging Inc.

v1.5 2007/10/02

4.2. Data Transfer Format

4.2.1. Master transmits data to salve ( write cycle )

S : Start.

A : Acknowledge by salve.

P : Stop.

RW : The LSB of 1

Read cycle, RW = 0 – Write cycle.

SUBADDRESS : The address values of PAS6311LT internal control registers. ( Please refer

to PAS6311LT register description )

During write cycle, the master generates start condition and then places the 1

combined slave address ( 7 bits ) with a read / write control bit to SDA line. After slave ( PAS6311LT )

issues acknowledgment, the master places 2

PAS6311LT acknowledgment, the master places the 8 bits data on SDA line and transmit to PAS6311LT

control register ( address was assigned by 2

can generate a stop condition to end of this write cycle. In the condition of multi-byte write, the

PAS6311LT sub-address is automatically increment after each DATA byte transferred. The data and A

cycles is repeat until last byte write. Every control registers value inside PAS6311LT can be

programming via this way.

4.2.2. Slave transmits data to master ( read cycle )

The sub-address was taken from previous write cycle.

The sub-address is automatically increment after each byte read.

Am : Acknowledge by master.

Note there is no acknowledgment from master after last byte read.