Electronic Components Datasheet Search
  English  ▼

X  

CS43L22 Datasheet(PDF) 26 Page - Cirrus Logic

Part # CS43L22
Description  Low Power, Stereo DAC w/Headphone & Speaker Amps
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS43L22 Datasheet(HTML) 26 Page - Cirrus Logic

Back Button CS43L22 Datasheet HTML 22Page - Cirrus Logic CS43L22 Datasheet HTML 23Page - Cirrus Logic CS43L22 Datasheet HTML 24Page - Cirrus Logic CS43L22 Datasheet HTML 25Page - Cirrus Logic CS43L22 Datasheet HTML 26Page - Cirrus Logic CS43L22 Datasheet HTML 27Page - Cirrus Logic CS43L22 Datasheet HTML 28Page - Cirrus Logic CS43L22 Datasheet HTML 29Page - Cirrus Logic CS43L22 Datasheet HTML 30Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 66 page
background image
26
DS792F2
CS43L22
Confidential Draft
3/4/10
4.5
PWM Outputs
Note:
The PWM speaker amplifiers should not be used in the 384x MCLK modes (18.4320 and
16.9344 MHz).
Referenced Control
Register Location
PWM Control
SPKxMUTE .........................
MUTE50/50 .........................
SPKMONO ..........................
SPKxVOL[7:0] .....................
SPKSWAP...........................
SPKB=A ..............................
BATTCMP ...........................
VPREF[3:0] .........................
VPLVL[7:0] ..........................
PDN_SPKx[1:0]...................
SPKxSHRT..........................
“Speaker Mute” on page 45
“Speaker Mute 50/50 Control” on page 46
“Speaker MONO Control” on page 46
“Speaker Volume Control” on page 52
“Speaker Channel Swap” on page 45
“Speaker Volume Setting B=A” on page 45
“Battery Compensation” on page 56
“VP Reference” on page 57
“VP Voltage Level (Read Only)” on page 57
“Speaker Power Control” on page 38
“Speaker Current Load Status (Read Only)” on page 57
VOL
PWM
Modulator
A
SPKAMUTE
SPKBMUTE
MUTE50/50
SPKMONO
SPKSWAP
SPKB=A
SPKAVOL[7:0]
SPKBVOL[7:0]
+0dB/-102dB
0.5dB steps
PDN_SPKA[1:0]
PDN_SPKB[1:0]
Short
Circuit
SPKASHRT
Battery
Compensation
BATTCMP
VPREF[3:0]
VPLVL[7:0]
SPKBSHRT
+
-
+
-
Gate
Drive
from DSP
Engine
Speaker
Outputs
B
Figure 10. PWM Output Stage



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com