Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

TMS320DM355 Datasheet(PDF) 69 Page - Texas Instruments

Click here to check the latest version.
Part # TMS320DM355
Description  Digital Media System-on-Chip (DMSoC)
PDF  159 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320DM355 Datasheet(HTML) 69 Page - Texas Instruments

Back Button TMS320DM355 Datasheet HTML 65Page - Texas Instruments TMS320DM355 Datasheet HTML 66Page - Texas Instruments TMS320DM355 Datasheet HTML 67Page - Texas Instruments TMS320DM355 Datasheet HTML 68Page - Texas Instruments TMS320DM355 Datasheet HTML 69Page - Texas Instruments TMS320DM355 Datasheet HTML 70Page - Texas Instruments TMS320DM355 Datasheet HTML 71Page - Texas Instruments TMS320DM355 Datasheet HTML 72Page - Texas Instruments TMS320DM355 Datasheet HTML 73Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 159 page
background image
3.5.2.2 Supported Clocking Configurations for DM355-135 (36 MHz reference)
TMS320DM355
Digital Media System-on-Chip (DMSoC)
www.ti.com
SPRS463F – SEPTEMBER 2007 – REVISED JANUARY 2009
3.5.2.2.1 DM355-135PLL1 (36 MHz reference)
All supported clocking configurations for DM355-135 PLL1 with 36 MHz reference clock are shown in
Table 3-4.
Table 3-4. PLL1 Supported Clocking Configurations DM355-135 (36 MHz reference)
PREDIV
PLLM
/2 or /1
PLL1
ARM /
Peripherals
VENC
VPSS
programmable
VCO
MPEG4 and JPEG
Coprocessor
(/8 fixed)
(m
(/2 fixed)
(MHz)
PLLDIV1
SYSCLK1
PLLDIV2
SYSCLK2
PLLDIV3
SYSCLK3
PLLDIV4
SYSCLK4
programmable)
(/2 fixed)
(MHz)
(/4 fixed)
(MHz)
(/n
(MHz)
(/4 or /2
(MHz)
programmable)
programmable)
bypass
bypass
bypass
bypass
2
18
4
9
10
3.6
4
18
8
120
2
270
2
135
4
67.5
10
27
2
135
8
108
2
243
2
121.5
4
60.75
9
27
2
121.5
8
96
2
216
2
108
4
54
8
27
2
108
3.5.2.2.2 DM355-135 PLL2 (36 MHz reference)
All supported clocking configurations for DM355-135 PLL2 with 36 MHz reference clock are shown in
Table 3-5.
Table 3-5. PLL2 Supported Clocking Configurations for DM355-135 (36 MHz reference)
PREDIV
PLLM
POSTDIV
PLL2 VCO
DDR PHY
DDR Clock
(/n programmable)
(m programmable)
(/1 fixed)
(MHz)
PLLDIV1
SYSCLK1
DDR_CLK
(/1 fixed)
(MHz)
(MHz)
bypass
bypass
bypass
bypass
1
36
18
18
133
1
266
1
266
133
27
150
1
200
1
200
100
27
120
1
160
1
160
80
Submit Documentation Feedback
Detailed Device Description
69



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com