Electronic Components Datasheet Search
  English  ▼

X  

PESDXS5UD Datasheet(PDF) 8 Page - NXP Semiconductors

Part # PESDXS5UD
Description  Fivefold ESD protection diode arrays
PDF  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PESDXS5UD Datasheet(HTML) 8 Page - NXP Semiconductors

Back Button PESDXS5UD Datasheet HTML 4Page - NXP Semiconductors PESDXS5UD Datasheet HTML 5Page - NXP Semiconductors PESDXS5UD Datasheet HTML 6Page - NXP Semiconductors PESDXS5UD Datasheet HTML 7Page - NXP Semiconductors PESDXS5UD Datasheet HTML 8Page - NXP Semiconductors PESDXS5UD Datasheet HTML 9Page - NXP Semiconductors PESDXS5UD Datasheet HTML 10Page - NXP Semiconductors PESDXS5UD Datasheet HTML 11Page - NXP Semiconductors PESDXS5UD Datasheet HTML 12Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 13 page
background image
PESDXS5UD_SER_2
© NXP B.V. 2006. All rights reserved.
Product data sheet
Rev. 02 — 7 December 2006
8 of 13
NXP Semiconductors
PESDxS5UD series
Fivefold ESD protection diode arrays
7.
Application information
The PESDxS5UD series is designed for the protection of up to five unidirectional data
lines from the damage caused by ESD and surge pulses. The PESDxS5UD series may be
used on lines where the signal polarities are both, positive and negative with respect to
ground. The PESDxS5UD series provides a surge capability of 200 W per line for an
8/20
µs waveform.
Circuit board layout and protection device placement
Circuit board layout is critical for the suppression of ESD, Electrical Fast Transient (EFT)
and surge transients. The following guidelines are recommended:
1. Place the PESDxS5UD as close to the input terminal or connector as possible.
2. The path length between the PESDxS5UD and the protected line should be
minimized.
3. Keep parallel signal paths to a minimum.
4. Avoid running protected conductors in parallel with unprotected conductors.
5. Minimize all Printed-Circuit Board (PCB) conductive loops including power and
ground loops.
6. Minimize the length of the transient return path to ground.
7. Avoid using shared transient return paths to a common ground point.
8. Ground planes should be used whenever possible. For multilayer PCBs, use ground
vias.
Fig 10. Application diagram
6
5
4
1
2
3
006aaa019
PESDxS5UD
high-speed
data lines
unidirectional protection of 5 lines
6
5
4
1
2
3
PESDxS5UD
bidirectional protection of 4 lines



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com